


# Introduction to LabVIEW™ FPGA for RF, Radar, and Electronic Warfare Applications

Terry Stratoudakis



**ARTECH  
HOUSE**

BOSTON | LONDON  
[artechhouse.com](http://artechhouse.com)

# Contents

Preface	11
Acknowledgments	15
<b>CHAPTER 1</b>	
Introduction	19
1.1 What Is an FPGA?	19
1.2 History of FPGAs	20
1.2.1 Evolution of FPGA Tools	21
1.3 Selecting an FPGA	21
1.3.1 Build Your Own Board Approach	22
1.3.2 FPGA Platform Approach	23
1.3.3 Selecting FPGA Pros and Cons	23
1.4 Why LabVIEW FPGA?	24
1.4.1 LabVIEW FPGA Hardware	24
1.4.2 LabVIEW FPGA Math and Logic	25
1.4.3 LabVIEW FPGA Interfacing to the Host Computer	27
1.5 The Development Process	27
1.5.1 Risk Analysis	29
1.5.2 Estimates	30
1.5.3 Requirements Management	30
1.5.4 Source Code Control	30
1.5.5 Bug and Task Tracking	31
1.5.6 Document Management	32
1.5.7 Automated Builds	33
1.5.8 Technical Debt	33
1.5.9 Laboratory Information Management System	34
1.5.10 Development Process Conclusion	35
1.6 Book Overview	35
1.6.1 Chapter 2: How to Learn LabVIEW FPGA	36
1.6.2 Chapter 3: Background Technology	36

1.6.3	Chapter 4: LabVIEW FPGA	36
1.6.4	Chapter 5: LabVIEW FPGA RF Case Studies	36
1.6.5	Chapter 6: Looking Ahead	36
	References	37

## **CHAPTER 2**

	How to Learn LabVIEW FPGA	41
2.1	Learning LabVIEW FPGA Versus VHDL/Verilog	42
2.2	Preconceived Notions	43
2.3	Four Stages of Competence	45
2.4	LabVIEW FPGA Learning Phases	45
	2.4.1 Have a Problem to Solve	45
	2.4.2 Software Model	47
	2.4.3 Software Engineering	47
	2.4.4 LabVIEW Proficiency	48
	2.4.5 FPGA Knowledge	48
	2.4.6 LabVIEW FPGA Learning Phases Conclusion	49
2.5	Users of LabVIEW FPGA	49
	2.5.1 Existing LabVIEW Developer	49
	2.5.2 Non-LabVIEW Software Developer	50
	2.5.3 VHDL/Verilog Developer	51
	2.5.4 Algorithm Expert	52
	2.5.5 RF, Radar, and EW Subject Matter Expert	52
	2.5.6 Management	52
2.6	Summary	53
	References	53

## **CHAPTER 3**

	Background Technology	57
3.1	Introduction	57
3.2	History of FPGAs	58
	3.2.1 Before FPGAs	58
	3.2.2 Earlier FPGAs	58
	3.2.3 Math/Digital Signal Processing Capability	59
	3.2.4 The Specialization of FPGAs	59
3.3	Inside an FPGA	61
	3.3.1 Electronics Kit Analogy	61
	3.3.2 Logic Blocks	63
	3.3.3 Interconnects	63
	3.3.4 I/O	63
	3.3.5 Clocks	64

3.3.6	Math on an FPGA	64
3.3.7	Memory on an FPGA	65
3.4	Benefits of FPGAs	65
3.4.1	Determinism	66
3.4.2	Low Latency	66
3.4.3	Parallelism	67
3.4.4	High Throughput	67
3.5	Industries and Applications	67
3.6	Compared to ASICs, CPUs, and GPUs	71
3.6.1	ASICs	71
3.6.2	CPUs	71
3.6.3	GPUs	73
3.7	Summary	74
	References	74

## CHAPTER 4

	Using LabVIEW FPGA	79
4.1	Overview	79
4.2	A Systems Engineering Approach	80
4.2.1	Development Models	81
4.2.2	Requirements Gathering	82
4.2.3	Design	83
4.2.4	Minimum Viable Product	85
4.2.5	Risk Analysis	85
4.3	Generic LabVIEW FPGA Systems View	86
4.4	LabVIEW Environment	87
4.4.1	Setting Up LabVIEW	88
4.4.2	LabVIEW File Types	89
4.4.3	Example Finder	92
4.4.4	Context Help	94
4.4.5	Tools >> Options	94
4.4.6	LabVIEW Quick Drop	95
4.4.7	LabVIEW Bookmarks	95
4.4.8	Separate Source and Compiled LabVIEW Code	96
4.4.9	Reentrancy in LabVIEW VIs	96
4.4.10	What Is a subVI?	97
4.4.11	Polymorphic VIs	97
4.4.12	Object-Oriented Design in LabVIEW	97
4.5	Host Computer Functionalities and Interfacing	98
4.5.1	Host to or from the FPGA	98
4.5.2	To and From the VST	111
4.5.3	P2P Configurations	111

4.5.4	MGT Configurations	112
4.5.5	Disk Interfacing	113
4.5.6	Interfacing to Many FPGA Cards	115
4.5.7	Host Interfacing Conclusion	117
4.6	Inside the FPGA	117
4.6.1	To and From the FPGA	118
4.6.2	Inside the FPGA	130
4.7	Simulating the Design	147
4.7.1	Simulation Modes	148
4.7.2	Simulation Example	150
4.7.3	Simulation Summary	150
4.8	Compiling the FPGA VI	151
4.8.1	Compiling an FPGA	151
4.8.2	LabVIEW FPGA Compile Steps	152
4.8.3	Xilinx Compile Tools	153
4.8.4	Compile Locations	154
4.8.5	Compilation Hardware Considerations	154
4.8.6	Simultaneous Compiles	155
4.8.7	Multiple Compiles of the Same FPGA VI	155
4.8.8	Compile Failures	156
4.8.9	Periodic Compile Checks	159
4.8.10	Guidelines for Committing LabVIEW FPGA Compile Results	160
4.9	Debugging on Hardware	160
4.9.1	Streaming	160
4.9.2	Counters and Latches	161
4.9.3	Interactive Front Panel Communication	161
4.10	Export Options	162
4.10.1	Vivado Export	162
4.10.2	LabVIEW FPGA IP Export	162
4.11	Summary	163
	References	164
<b>CHAPTER 5</b>		
	RF LabVIEW FPGA Case Studies	169
5.1	Overview	169
5.2	Problem Definition	170
5.3	NI Platform	171
5.3.1	Market Overview	175
5.4	Common NI FPGA Architectures	175
5.4.1	Summary	177
5.5	Components of an RF Test System	178

5.5.1	Front End	179
5.5.2	FPGA DSP	183
5.5.3	CPU/GPU DSP	192
5.5.4	Storage	192
5.6	Case Studies	193
5.6.1	NI VST	193
5.6.2	RTSA	203
5.6.3	Multichannel Phased Array Systems	209
5.6.4	Other Case Studies	213
	References	213

## CHAPTER 6

	Looking Ahead	217
6.1	FPGA Overlays	217
6.1.1	NI VST as an FPGA Overlay	218
6.1.2	Xilinx PYNQ	219
6.2	SoC Architectures	220
6.3	FPGA Platforms	221
6.3.1	LabVIEW NXG	222
6.4	RISC-V	222
6.5	Echolocation in Nature	223
6.6	How to Stay Current	223
6.6.1	Publications and Online Resources	225
6.6.2	Recommended Conferences	226
6.7	Conclusions	226
	References	226

## Selected Bibliography 229

National Instruments References	229
LabVIEW High Performance FPGA Developer's Guide	229
CompactRIO Developer's Guide	230
NI High-Speed Serial Instruments User Manual	230
NI-7931R, 7932R, and 7935R User Manual	230
Other LabVIEW FPGA Content on the NI's Website	230
NI Center of Excellence	230
NI Training	231
Books	232
LabVIEW FPGA Books	232
LabVIEW Books	232
RF, EW, and Radar Books	232

FPGA Books	233
Management Books	233
Online Videos	234
Organizations and Periodicals	235
Online RF, Radar, and EW Resources	235
Vendor Resources	236
Summary	236
About the Author	237
Index	239