FPGA Architecture: Survey and Challenges

Ian Kuon
University of Toronto
Toronto, ON
Canada
ikuon@eecg.utoronto.ca

Russell Tessier
University of Massachusetts
Amherst, MA
USA
tessier@ecs.umass.edu

Jonathan Rose
University of Toronto
Toronto, ON
Canada
jayar@eecg.utoronto.ca

now
the essence of knowledge

Boston – Delft
# Contents

1 Introduction 1
1.1 Overview 3

2 Early History of Programmable Logic 5

3 Programming Technologies 9
3.1 Static Memory Programming Technology 9
3.2 Flash/EEPROM Programming Technology 12
3.3 Anti-fuse Programming Technology 14
3.4 Summary 16

4 Logic Block Architecture 17
4.1 FPGA Logic Block Fundamentals and Trade-Offs 17
4.2 Methodology 19
4.3 Logic Block Trade-Offs with Area 21
4.4 Speed Trade-Offs 26
4.5 Logic Block Power Trade-Offs 28
4.6 PLA/PAL-Style Types of Logic Blocks 29
4.7 Heterogeneous Mixtures of Soft Logic Blocks 29
4.8 Heterogeneity 30
4.9 Commercial Logic Blocks 36
4.10 Challenges in Basic Logic Block Architecture 40