

Timo D. Hämäläinen Andy D. Pimentel
Jarmo Takala Stamatis Vassiliadis (Eds.)

Embedded Computer Systems: Architectures, Modeling, and Simulation

5th International Workshop, SAMOS 2005
Samos, Greece, July 18-20, 2005
Proceedings

 Springer

Table of Contents

Keynote

Platform Thinking in Embedded Systems <i>Bob Iannucci</i>	1
--	---

Reconfigurable System Design and Implementations

Interprocedural Optimization for Dynamic Hardware Configurations <i>Elena Moscu Panainte, Koen Bertels, Stamatis Vassiliadis</i>	2
---	---

Reconfigurable Embedded Systems: An Application-Oriented Perspective on Architectures and Design Techniques <i>M. Glesner, H. Hinkelmann, T. Hollstein, L.S. Indrusiak, T. Murgan, A.M. Obeid, M. Petrov, T. Pionteck, P. Zipf</i>	12
---	----

Reconfigurable Multiple Operation Array <i>Humberto Calderon, Stamatis Vassiliadis</i>	22
---	----

RAPANUI: Rapid Prototyping for Media Processor Architecture Exploration <i>Guillermo Payá Vayá, Javier Martín Langerwerf, Peter Pirsch</i>	32
---	----

Data-Driven Regular Reconfigurable Arrays: Design Space Exploration and Mapping <i>Ricardo Ferreira, João M.P. Cardoso, Andre Toledo, Horácio C. Neto</i>	41
--	----

Automatic FIR Filter Generation for FPGAs <i>Holger Ruckdeschel, Hritam Dutta, Frank Hannig, Jürgen Teich</i>	51
--	----

Two-Dimensional Fast Cosine Transform for Vector-STA Architectures <i>J.P. Robelly, A. Lehmann, G. Fettweis</i>	62
--	----

Configurable Computing for High-Security/High-Performance Ambient Systems <i>Guy Gogniat, Wayne Burlison, Lilian Bossuet</i>	72
---	----

FPL-3E: Towards Language Support for Reconfigurable Packet Processing <i>Mihai Lucian Cristea, Claudiu Zissulescu, Ed Deprettere, Herbert Bos</i>	82
--	----

Processor Architectures, Design and Simulation

Flux Caches: What Are They and Are They Useful? <i>Georgi N. Gaydadjiev, Stamatis Vassiliadis</i>	93
First-Level Instruction Cache Design for Reducing Dynamic Energy Consumption <i>Cheol Hong Kim, Sunghoon Shim, Jong Wook Kwak, Sung Woo Chung, Chu Shik Jhon</i>	103
A Novel JAVA Processor for Embedded Devices <i>Yiyu Tan, Chihang Yau, Kaiman Lo, Paklun Mok, Anthony S. Fong</i>	112
Formal Specification of a Protocol Processor <i>Tomi Westerlund, Juha Plosila</i>	122
Tuning a Protocol Processor Architecture Towards DSP Operations <i>Jani Paakkulainen, Seppo Virtanen, Jouni Isoaho</i>	132
Observations on Power-Efficiency Trends in Mobile Communication Devices <i>Olli Silvén, Kari Jyrkkä</i>	142
CORDIC-Augmented Sandbridge Processor for Channel Equalization <i>Mihai Sima, John Glossner, Daniel Iancu, Hua Ye, Andrei Iancu, A. Joseph Hoane</i>	152
Power-Aware Branch Logic: A Hardware Based Technique for Filtering Access to Branch Logic <i>Sunghoon Shim, Jong Wook Kwak, Cheol Hong Kim, Sung Tae Jhang, Chu Shik Jhon</i>	162
Exploiting Intra-function Correlation with the Global History Stack <i>Fei Gao, Suleyman Sair</i>	172
Power Efficient Instruction Caches for Embedded Systems <i>Dinesh C. Suresh, Walid A. Najjar, Jun Yang</i>	182
Micro-architecture Performance Estimation by Formula <i>Lucanus J. Simonson, Lei He</i>	192
Offline Phase Analysis and Optimization for Multi-configuration Processors <i>Frederik Vandeputte, Lieven Eeckhout, Koen De Bosschere</i>	202
Hardware Cost Estimation for Application-Specific Processor Design <i>Teemu Pitkänen, Tommi Rantanen, Andrea Cilio, Jarmo Takala</i>	212

Ultra Fast Cycle-Accurate Compiled Emulation of Inorder Pipelined Architectures <i>Stefan Farfeleder, Andreas Krall, Nigel Horspool</i>	222
Generating Stream Based Code from Plain C <i>Marcel Beemster, Hans van Someren, Liam Fitzpatrick, Ruben van Royen</i> . .	232
Fast Real-Time Job Selection with Resource Constraints Under Earliest Deadline First <i>Sangchul Han, Moonju Park, Yookun Cho</i>	242
A Programming Model for an Embedded Media Processing Architecture <i>Dan Zhang, Zeng-Zhi Li, Hong Song, Long Liu</i>	251
Automatic ADL-Based Assembler Generation for ASIP Programming Support <i>Leonardo Taglietti, Jose O. Carlomagno Filho, Daniel C. Casarotto, Olinto J.V. Furtado, Luiz C.V. dos Santos</i>	262
Sandbridge Software Tools <i>John Glossner, Sean Dorward, Sanjay Jinturkar, Mayan Moudgill, Erdem Hokenek, Michael Schulte, Stamatis Vassiliadis</i>	269
Architectures and Implementations	
A Hardware Accelerator for Controlling Access to Multiple-Unit Resources in Safety/Time-Critical Systems <i>Philippe Marchand, Purnendu Sinha</i>	279
Pattern Matching Acceleration for Network Intrusion Detection Systems <i>Sunil Kim</i>	289
Real-Time Stereo Vision on a Reconfigurable System <i>SungHwan Lee, Jongsu Yi, JunSeong Kim</i>	299
Application of Very Fast Simulated Reannealing (VFSR) to Low Power Design <i>Ali Manzak, Huseyin Goksu</i>	308
Compressed Swapping for NAND Flash Memory Based Embedded Systems <i>Sangduck Park, Hyunjin Lim, Hoseok Chang, Wonyong Sung</i>	314
A Radix-8 Multiplier Design and Its Extension for Efficient Implementation of Imaging Algorithms <i>David Guevorkian, Petri Liuha, Aki Launiainen, Konsta Punkka, Ville Lappalainen</i>	324

A Scalable Embedded JPEG2000 Architecture <i>Chunhui Zhang, Yun Long, Fadi Kurdahi</i>	334
A Routing Paradigm with Novel Resources Estimation and Routability Models for X-Architecture Based Physical Design <i>Yu Hu, Tong Jing, Xianlong Hong, Xiaodong Hu, Guiying Yan</i>	344
Benchmarking Mesh and Hierarchical Bus Networks in System-on-Chip Context <i>Erno Salminen, Tero Kangas, Jouni Riihimäki, Vesa Lahtinen, Kimmo Kuusilinna, Timo D. Hämäläinen</i>	354
DDM-CMP: Data-Driven Multithreading on a Chip Multiprocessor <i>Kyriakos Stavrou, Paraskevas Evripidou, Pedro Trancoso</i>	364
System Level Design, Modeling and Simulation	
Modeling NoC Architectures by Means of Deterministic and Stochastic Petri Nets <i>H. Blume, T. von Sydow, D. Becker, T.G. Noll</i>	374
High Abstraction Level Design and Implementation Framework for Wireless Sensor Networks <i>Mauri Kuorilehto, Mikko Kohvakka, Marko Hännikäinen, Timo D. Hämäläinen</i>	384
The ODYSSEY Tool-Set for System-Level Synthesis of Object-Oriented Models <i>Maziar Goudarzi, Shaahin Hessabi</i>	394
Design and Implementation of a WLAN Terminal Using UML 2.0 Based Design Flow <i>Petri Kukkala, Marko Hännikäinen, Timo D. Hämäläinen</i>	404
Rapid Implementation and Optimisation of DSP Systems on SoPC Heterogeneous Platforms <i>J. McAllister, R. Woods, D. Reilly, S. Fischhaber, R. Hasson</i>	414
DVB-DSNG Modem High Level Synthesis in an Optimized Latency Insensitive System Context <i>P. Bomel, N. Abdelli, E. Martin, A.-M. Fouilliant, E. Boutillon, P. Kajfasz</i>	424
SystemQ: A Queuing-Based Approach to Architecture Performance Evaluation with SystemC <i>Sören Sonntag, Matthias Gries, Christian Sauer</i>	434

Moving Up to the Modeling Level for the Transformation of Data Structures in Embedded Multimedia Applications <i>Marijn Temmerman, Edgar G. Daylight, Francky Catthoor, Serge Demeyer, Tom Dhaene</i>	445
A Case for Visualization-Integrated System-Level Design Space Exploration <i>Andy D. Pimentel</i>	455
Mixed Virtual/Real Prototypes for Incremental System Design – A Proof of Concept <i>Stefan Eilers, C. Müller-Schloer</i>	465
Author Index	475