Message from the General Chairs

Program Committee

SoC Design Methodologies 1
Template Generation and Selection Algorithms
Optimized Datapath Design by Evolutionary Computation
A Performance Evaluation Method for Optimizing Embedded Applications
A Robust Handshake for Asynchronous System

SoC Physical Design--Invited
Detailed Placement with Net Length Constraints
Steiner Tree Construction Based on Congestion for the Global Routing Problem
Interconnection Modelling Using Distributed RLC Models

Low Power SoCs
Energy Optimization in a HW/SW Tool: Design of Low Power Architecture System
Incorporating Pattern Prediction Technique for Energy Efficient Filter Cache Design
A Survey of Dynamic Power Optimization Techniques
The Design of Low-Power Fixed-Point FIR Differentiator IP Blocks

Arithmetic Techniques
IP Watermarking Techniques: Survey and Comparison
The Application of 2D Algebraic Integer Encoding to a DCT IP Core
Transformations of Signed-Binary Number Representations for Efficient VLSI Arithmetic
Digital Realization of Analogue Computing Elements Using Bit Streams

Analog and Mixed Signals 1
A High Performance Wide-Band CMOS Transimpedance Amplifier for Optical Transceivers
A Design of CMOS Broadband Amplifier with High-Q Active Inductor
A Mixed-Mode Delay-Locked Loop for Wide-Range Operation and Multiphase Clock Generation
A 5.8-GHz High Efficient, Low Power, Low Phase Noise CMOS VCO for IEEE 802.11a
A Low-Power Fully Differential 2.4-GHz Prescaler in 0.18[μ] CMOS Technology

Reconfigurable Hardware
Dynamic Hardware-Software Partitioning on Reconfigurable System-on-Chip
Hardware Partitioning Software for Dynamically Reconfigurable SoC Design
A Catalog of Hardware Acceleration Techniques for Real-Time Reconfigurable System on Chip
Application Specific Coarse-Grained FPGA for Processing Element in Real-Time Parallel Particle Filters
Reconfigurable Digital Instrumentation Based on FPGA
Introducing an FPGA Based Genetic Algorithms in the Applications of Blind Signals Separation p. 123

Digital Circuits

A High Speech Multi-Input Comparator with Clocking-Charge Based for Low-Power Systems p. 130

Area Efficient Implementation of Noise Generation System p. 134

High-Performance Crossbar Design for System-On-Chip p. 138

Interfacing in Microprocessor-Based Systems with a Fast Physical Addressing p. 144

SoC Applications 1

A Speech Speed Control Using Fourier Composite Approach p. 152

Feasibility of Fixed-Point Transversal Adaptive Filters in FPGA Devices with Embedded DSP Blocks p. 157

Low-Power FFT/IFFT VLSI Macro Cell for Scalable Broadband VDSL Modem p. 161

VLSI Implementation of Very Low-Power Motion Estimator for Scaleable Coding Systems p. 167

Modeling Issues in SoCs

A CMOS Inverter TIA Modeling with VHDL-AMS p. 172

High Level Modeling and Simulation of a VDSL Modem in SystemC 2.0 - IPsim p. 175

Java Based Co-Verification of Expedited Mobile Device Collaboration Using Observability p. 181

Multi-Models Adaptive Controller for Multivariable Systems p. 185

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.