A Graph-Based Method for Timing Diagrams Representation and Verification  p. 1
A Petri Net Approach for the Analysis of VHDL Descriptions  p. 15
Temporal Analysis of Time Bounded Digital Systems  p. 27
Strongly-Typed Theory of Structures and Behaviours  p. 39
Verification and Diagnosis of Digital Systems by Ternary Reasoning  p. 55
Logic Verification of Incomplete Functions and Design Error Location  p. 68
A Methodology for System-Level Design for Verifiability  p. 80
Algebraic Models and the Correctness of Microprocessors  p. 92
Combining Symbolic Evaluation and Object-Oriented Approach for Verifying Processor-Like Architectures at the RT-Level  p. 109
A Theory of Generic Interpreters  p. 122
Towards Verifying Large(r) Systems: A Strategy and an Experiment  p. 135
Advancements in Symbolic Traversal Technique  p. 155
Automatic Verification of Speed-Independent Circuit Designs Using the Circal System  p. 167
Correct Compilation of Specifications to Deterministic Asynchronous Circuits  p. 179
DDD-FM9001: Derivation of a Verified Microprocessor  p. 191
Calculational Derivation of a Counter with Bounded Response Time  p. 203
Towards a Probably Correct Hardware Implementation of Occam  p. 214
Rewriting with Constraints in T-Ruby  p. 226
Embedding Hardware Verification Within a Commercial Design Framework  p. 242
An Approach to Formalization of Data Flow Graphs  p. 258

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.