# Table of Contents

## Keynotes

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>High-Performance Energy-Efficient NoC Fabrics: Evolution and Future Challenges</td>
<td>i</td>
</tr>
<tr>
<td>SpinNNaker: the World’s Biggest NoC</td>
<td>ii</td>
</tr>
</tbody>
</table>

## NoC Architecture I

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single-Cycle Collective Communication Over A Shared Network Fabric</td>
<td>1</td>
</tr>
<tr>
<td>Extending Bufferless On-Chip Networks to High-Throughput Workloads</td>
<td>9</td>
</tr>
</tbody>
</table>

## NoC Architecture II

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>An Efficient Network-on-Chip (NoC) based Multicore Platform for Hierarchical Parallel Genetic Algorithms</td>
<td>17</td>
</tr>
<tr>
<td>Achieving Balanced Buffer Utilization with a Proper Co-Design of Flow Control and Routing Algorithm</td>
<td>25</td>
</tr>
<tr>
<td>FMEA-Based Analysis of a Network-on-Chip for Mixed-Critical Systems</td>
<td>33</td>
</tr>
</tbody>
</table>

## Modeling and Analysis

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sampling-based Approaches to Accelerate Network-on-Chip Simulation</td>
<td>41</td>
</tr>
<tr>
<td>An Analytical Model for Worst-case Reorder Buffer Size of Multi-path Minimal Routing NoCs</td>
<td>49</td>
</tr>
<tr>
<td>Transient Queuing Models for Input-Buffered Routers in Network-on-Chip</td>
<td>57</td>
</tr>
<tr>
<td>Towards Stochastic Delay Bound Analysis for Network-on-Chip</td>
<td>64</td>
</tr>
</tbody>
</table>
Optical NoCs

Augmenting Manycore Programmable Accelerators with Photonic Interconnect Technology for the High-End Embedded Computing Domain .................................................. 72
Marco Balboni, Marta Ortín-Obón, Alessandro Capotondi, Hervé Fankem Tatenguem, Alberto Ghiribaldi, Luca Ramini, Victor Viñal, Andrea Marongiu, and Davide Bertozzi

QuT: A Low-Power Optical Network-on-Chip ............................................................. 80
Parisa Khadem Hamedani, Natalie Enright Jerger, and Shaahin Hessabi

Sharing and Placement of On-chip Laser Sources in Silicon-Photonic NoCs .................. 88
Chao Chen, Tiansheng Zhang, Pietro Contu, Jonathan Klamkin, Ayse K. Coskun, and Ajay Joshi

Low Power NoCs

Variable-Width Datapath for On-Chip Network Static Power Reduction ....................... 96
George Michelogiannakis and John Shalf

Dynamic Synchronizer Flip-Flop Performance in FinFET Technologies .......................... 104
Mark Buckler, Arpan Vaidya, Xiaobin Liu, and Wayne Burleson

Design of a Low Power NoC Router using Marching Memory Through type .................. 111
Ryota Yasudo, Takahiro Kayami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, and Tadao Nakamura

Bubble Sharing: Area and Energy Efficient Adaptive Routers using Centralized Buffers ........ 119
Syed Minhaj Hassan and Sudhakar Yalamanchili

Fault Tolerance and Reliability

DiAMOND: Distributed Alteration of Messages for On-Chip Network Debug .................. 127
Rawan Abdel-Khalek and Valeria Bertacco

ElastiNoC: A Self-Testable Distributed VC-based Network-on-Chip Architecture .............. 135
I. Seitanidis, A. Psarras, E. Kalligeros, C. Nicopoulos, and G. Dimitrakopoulos

NoC Architecture III

Using Packet Information for Efficient Communication in NoCs .................................. 143
Prasanna Venkatesh Rengasamy and Madhu Mutyam

A Loosely Synchronizing Asynchronous Router for TDM-Scheduled NOCs .................. 151
I. Kotles, D. Humphreys, R. B. Spørensen, E. Kasapaki, F. Brandner, and J. Sparsø

ICARO: Congestion Isolation in Networks-On-Chip .................................................. 159
José V. Escamilla, José Flich, and Pedro Javier García

Special Session on "Silicon Photonic Interconnects: an Illusion or a Realistic Solution?"

Introduction to the Special Session on "Silicon Photonic Interconnects: an Illusion or a Realistic Solution?" ........ 167
Jiang Xu, Sébastien Le Beux, and Yvain Thonnart

Technology Assessment of Silicon Interposers for Manycore SoCs: Active, Passive, or Optical? .......... 168
Yvain Thonnart and Mounir Zid
Towards Compelling Cases for the Viability of Silicon-Nanophotonic Technology in Future Manycore Systems

Luca Ramini, Hervé Tatenguem Fankem, Alberto Ghiribaldi, Paolo Grani, Marta Ortín-Obón, Anja Boos, and Sandro Bartolini

CLAP: a Crosstalk and Loss Analysis Platform for Optical Interconnects

Mahdi Nikdast, Luan H. K. Duong, Jiang Xu, Sébastien Le Beux, Xiaowen Wu, Zhehui Wang, Peng Yang, and Yaoyao Ye

Special Session on "Interconnect Enhances Architecture: Evolution of Wireless NoC from Planar to 3D"

Introduction to the Special Session on "Interconnect Enhances Architecture: Evolution of Wireless NoC from Planar to 3D"

Radu Marculescu, Partha Pratim Pande, Deukhyoun Heo, and Hiroki Matsutani

Posters

STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip

Shalimar Rasheed, Paul V. Gratz, Srinivas Shakkottai, and Jiang Hu

Hermes: Architecting a Top-Performing Fault-Tolerant Routing Algorithm for Networks-on-Chips

Costas Iordanou, Vassos Soteriou, Konstantinos Aisopos, and Elena Kakoulli

Scalability-Oriented Multicast Traffic Characterization

Sergi Abadal, Raúl Martínez, Eduard Alarcón, and Albert Cabellos-Aparicio

An OFDMA Based RF Interconnect for Massive Multi-core Processors

Eren Unlu, Mohamad Hamieh, Christophe Moy, Myriam Ariaudo, Yves Louet, Frederic Drillet, Alexandre Briere, Lounis Zerioul, Julien Denoulet, Andrea Pinna, Bertrand Granado, François Pécheux, Cedric Duperrier, Sebastien Quintanel, Olivier Romain, and Emmanuelle Bourdel

A Novel Non-minimal/Minimal Turn Model for Highly Adaptive Routing in 2D NoCs

Manoj Kumar, Vijay Laxmi, Manoj Singh Gaur, Masoud Daneshtalab, Pankaj, Seok-Bum Ko, and Mark Zwolinski

Design Trade-offs in Energy Efficient NoC Architectures

Antonis Psathakis, Vassilis Papaefstathiou, Manolis Katevenis, and Dionisios Pnevmatikatos

Effective Abstraction for Response Proof of Communication Fabrics

Sayak Ray and Sharad Malik

DyAFNoC: Characterization and Analysis of a Dynamically Reconfigurable NoC using a DOR-based Deadlock-Free Routing Algorithm

Ernesto Villegas Castillo, Gabriele Miorandi, and Wang Jiang Chau

An Energy-Efficient Millimeter-Wave Wireless NoC with Congestion-Aware Routing and DVFS

Ryan Kim, Jacob Murray, Paul Wettin, Partha Pratim Pande, and Behrooz Shirazi

Author Index