2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)

Papers by Session

General Sessions

Deferring Accelerator Offloading Decisions to Application Runtime  270
Gavin Vaz, Heinrich Riebler, Tobias Kenter, Christian Plessl

An AWF Digital Spectrometer for a Radio Telescope  95
Hiroki Nakahara, Hiroyuki Nakanishi, Kazumasa Iwai

Embedding FPGA Overlays into Configurable Systems-on-Chip: ReconOS meets ZUMA  1
Tobias Wiersema, Arne Bockhorn, Marco Platzner

Kernel-Centric Acceleration of High Accuracy Stereo-Matching  346
Tobias Kenter, Henning Schmitz, Christian Plessl

A Power-Efficient Real-Time Architecture for SURF Feature Extraction  109
C. Wilson, P. Zicari, S. Craciun, P. Gauvin, E. Carlisle, A. George, H. Lam

FPGA design and implementation of a matrix multiplier based accelerator for 3D EKF SLAM  82
Daniel Törtei Tertei, Jonathan Piat, Michel Devy

Dynamic Protocol Stacks in Smart Camera Networks  238
Markus Happe, Yijiao Huang, Ariane Keller

PAMS: Pattern Aware Memory System for Embedded Systems  56
Tassadaq Hussain, Nehir Sonmez, Oscar Palomar, Osman Unsal, Adrian Cristal, Eduard Ayguadé, Mateo Valero, S. A. Gursal

A Unified OpenCL-flavor Programming Model with Scalable Hybrid Hardware Platform on FPGAs  361
Hongyuan Ding, Miaoqing Huang

Net Reordering and Multicommodity Flow Based Global Routing for FPGAs  479
Cristinel Ababei, Rajesh G. Kavasseri, Mohammad A. Zare

Spiking dynamic neural fields architectures on FPGA  416
Benoît Chappet de Vangel, Cesar Torres-Huitzil, Bernard Girau

Hardware/Software Infrastructure for ASIC Commissioning and Rapid System Prototyping  70
Peter Reichel, Jens Döge

Impact of defect tolerance techniques on the criticality of a SRAM-based Mesh of Cluster FPGA  180
Adrien Blanchardon, Roselyne Chotin-Avot, Habib Mehrez, Emna Amouri

Fast and Generic Hardware Architecture for Stereo Block Matching Applications on Embedded Systems  336
Memory Optimisation for Hardware Induction of Axis-parallel Decision Tree 422
Chuan Cheng, Christos-Savvas Bouganis

An A-FPGA Architecture for Relative Timing Based Asynchronous Designs 376
Jotham Vaddaboina Manoranjan, Kenneth S. Stevens
A Generic Pixel Distribution Architecture for Parallel Video Processing 256
Karim M. A. Ali, Rabie Ben Atallah, Saïd Hanafi, Jean-Luc Dekeyser

A Hardware Generator for Factor Graph Applications 101
James Demma, Peter Athanas

FSM Merging and Reduction for IP Cores Watermarking using Genetic Algorithms 31
Jorge Echavarria, Alicia Morales-Reyes, René Cumplido, Miguel A. Salido

Energy-Efficient Histogram on FPGA 292
Andrea Sanny, Yi-Hua E. Yang, Viktor K. Prasanna

What Limits the Operating Frequency of a Soft Processor Design 129
Kaveh Aasaraai and Andreas Moshovos

Mission Control: A Performance Metric and Analysis of Control Logic for Pipelined Architectures on FPGAs 21
Sam Skalicky, Sonia Lopez, Marcin Lukowiak, Christopher Wood

Context-Aware Resources Placement for SRAM-based FPGA to minimize Checkpoint/Recovery overhead 473
Sahraoui Fouad, Fakhreddine Ghaffari, Mohamed El Amine Benkhelifa, Bertrand Granado

400 Gbps Energy-Efficient Multi-Field Packet Classification on FPGA 146
Shijie Zhou, Sihan Zhao, Viktor K. Prasanna

Enabling Partial Reconfiguration for Coprocessors in Mixed Criticality Multicore Systems Using PCI Express Single-Root I/O Virtualization 38
Duy Viet Vu, Oliver Sander, Timo Sandmann, Steffen Baehr, Jan Heidelberger, Juergen Becker

LUT based Secure Cloud Computing - an Implementation using FPGAs 76
Lei Xu, Pham Dang Khoa, Seung Hun Kim, Won Woo Ro, Weidong Shi

The speed-up of detection of space debris using “InterP” and “FLOPS2D” 406
Naoyuki Fujita, Toshifumi Yanagisawa, Hirohisa Kurosaki, Hiroshi Oda

Track on Coarse-Grained Reconfigurable Computing: Architectures and Programming Models

Force-Directed Scheduling for Data Flow Graph Mapping on Coarse-Grained Reconfigurable Architectures 13
Alexander Fell, Zoltán Endre Rákossy, Anupam Chattopadhyay
On the Performance and Energy Efficiency of FPGAs and GPUs for Polyphase Channelization 88
Vignesh Adhinarayanan, Thaddeus Koehn, Krzysztof Kepa, Wu-chun Feng, Peter Athanas

Area-Efficient Dynamically Reconfigurable Protocol-Processing-Hardware for Access Network Communications SoC 232
Saki Hatta, Nobuyuki Tanaka, Satoshi Shigematsu

Rotated Parallel Mapping: A Novel Approach for Mapping Data Parallel Applications on CGRAs 298
Simon Schulz, Oliver Bringmann, Thomas Schweizer, Wolfgang Rosenstiel

Track on Cyber Physical Systems

Design of an Attention Detection System on the Zynq-7000 SoC 382
Fynn Schwiegelshohn, Michael Hübner

An Architectural Approach for Reconfigurable Industrial I/O Devices 264
Daniel Kirschberger, Holger Flatt, Jürgen Jasperneite

FPGA-based Design and Implementation of Direct Torque Control for Induction Machines 226
Mohammad A. Zare, Rajesh G. Kavasseri, Cristinel Ababei

Versatile Educational and Research Robotic Platform Based on Reconfigurable Hardware 214
Carlos Andres Lara-Niño, Cesar Torres-Huitzil, Jose Hugo Barron-Zambrano

Phenox: Zynq 7000 based quadcopter robot 174
Ryo Konomura, Koichi Hori

Track on High Performance Reconfigurable Computing

Enabling FPGA support in MATLAB based Heterogeneous Systems 192
Sam Skalicky, Tyler Kwolek, Sonia Lopez, Marcin Lukowiak

Advanced Branch Predictors for Soft Processors 451
Di Wu, Andreas Moshovos

Characterization of OpenCL on a Scalable FPGA Architecture 7
Shanyuan Gao, Jeremy Chritz

PoC-Align: An Open-Source Alignment Accelerator using FPGAs 44
Thomas B. Preuß, Oliver Knodel, Rainer G. Spallek

FPGA-Based Reconfigurable Unit for Real-Time Power Quality Index Estimation 152
Track on Multiprocessor Systems and Networks on Chip

Overloaded CDMA Bus Topology for MPSoC Interconnect  135
Khaled E. Ahmed, Mohammed M. Farag

Adaptive and Reconfigurable Fault-tolerant Routing Method for 2D Networks-on-Chip  284
Poona Bahrebar, Dirk Stroobandt

Automatic Cache Partitioning and Time-triggered Scheduling for Real-time MPSoCs  489
Gang Chen, Biao Hu, Kai Huang, Alois Knoll, Kai Huang, Di Liu, Todor Stefanov

3D-LeukoNoC: A Dynamic NoC Protection  278
Johanna Sepúlveda, Guy Gogniat, Daniel Flórez, Jean-Philippe Diguet, Cesar Pedraza, Marius Strum

A high-level analysis of a multi-core vision processor using SystemC and TLM2.0  497
Jones Y. Mori, Michael Huebner

Dynamic Run-time Hardware/Software Scheduling For 3D Reconfigurable SoC  142
Quang-Hai Khuat, Daniel Chillet, Michael Hübner

RAR-NoC: A Reconfigurable and Adaptive Routable Network-on-Chip for FPGA-based Multiprocessor Systems  244
Jens Rettkowski, Diana Göhringer

Track on Productivity Environments and High Level Languages

A Framework for Efficient Rapid Prototyping by Virtually Enlarging FPGA Resources  439
Shinya Takamaeda-Yamazaki, Kenji Kise

TINCR - A Custom CAD Tool Framework for VIVADO  503
Brad White, Brent Nelson

FPGA-Based Accelerator Development for Non-Engineers  123
David Uliana, Peter Athanas and Krzysztof Kepa

Track on Reconfigurable Computing for DSP and Communications

High-Performance FPGA Implementations of Volterra DFEs for Optical Fiber Systems  206
A. Emeretlis, G. Theodoridis, George - Othon Gientis

Hardware Task-Status Manager for an RTOS with FIFO Communication  316
Pavel G. Zaykov, Georgi Kuzmanov, Anca Molnos, Kees Goossens

Efficient FPGA-Based Implementation of a CAZAC Sequence Generator for 3GPP LTE  427
Felipe A. P de Figueiredo, Fabiano S. Mathilde, Fabbryccio A. C. M. Cardoso, Rafael M. Vilela, João Paulo Miranda
Stochastically Computing Discrete Fourier Transform with Reconfigurable Digital Fabric 63
Yu Bai, Mingjie Lin

High-Throughput Hash-based Online Traffic Classification Engines on FPGA 117
Vaibhav R. Gandhi, Yun R. Qu, Viktor K. Prasanna

Zero-Latency Datapath Error Correction Framework for Over-Clocking DSP Applications on FPGAs 354
Rui Policarpo Duarte, Christos-Savvas Bouganis

TNT10G: A High-Accuracy 10 GbE Traffic Player and Recorder for Multi-Terabyte Traces 164
Jose Fernando Zazo, Marco Forconesi, Sergio Lopez-Buedo, Gustavo Sutter, Javier Aracil

An FPGA-based all-digital 802.11b & 802.15.4 receiver for the Software Defined Radio Paradigm 50

A Practical Scheme for Implementing Dynamic Spectral Precoding in OFDM 220
Enrique Mariano Lizarraga, Graciela Corral-Briones

Track on Reconfigurable Computing for Security and Cryptography

Can High-Level Synthesis Compete Against a Hand-Written Code in the Cryptographic Domain? A Case Study 198
Ekawat Homsirikamol, Kris Gaj

High-Speed Implementation of bcrypt Password Search using Special-Purpose Hardware 250
Friedrich Wiemer, Ralf Zimmermann

A Hardware-Assisted Proof-of-Concept for Secure VoIP Clients on Untrusted Operating Systems 304
Maik Ender, Gerd Düppmann, Alexander Wild, Thomas Pöppelmann, Tim Güneysu

Power Analysis Attack on Hardware Implementation of MAC-Keccak on FPGAs 457
Pei Luo, Yunsi Fei, Xin Fang, A. Adam Ding, Miriam Leeser, David R. Kaeli

Side-channel Power Analysis of Different Protection Schemes Against Fault Attacks on AES 186
Pei Luo, Yunsi Fei, Liwei Zhang, A. Adam Ding

A Systematic Study of Lightweight Hash Functions on FPGAs 394
Bernhard Jungk, Leandro Rodrigues Lima, Matthias Hiller

Smart Employment of Circuit Redundancy to Effectively Counter Trojans (SECRET) in Third-Party IP Cores 310
Mohammed M. Farag, Mohammad A. Ewais

Track on Reconfiguration Techniques
Improving Reconfiguration Speed for Dynamic Circuit Specialization using Placement Constraints 388
Amit Kulkarni, Tom Davidson, Karel Heyse, Dirk Stroobandt

Data path analysis for Dynamic Circuit Specialisation 368
Tom Davidson, Dirk Stroobandt

On Providing Scalable Self-healing Adaptive Fault-tolerance to RTR SoCs 158
Byron Navas, Johnny Öberg, Ingo Sander

A Device-Agnostic Tool For Precomputing Legal Placements in Modular Design Flows 464
Ali Asgar Sohanghpurwala, Peter Athanas, Andrew Love

Identifying Homogenous Reconfigurable Regions in Heterogeneous FPGAs for Module Relocation 324
Rico Backasch, Gerald Hempel, Stefan Werner, Sven Groppe, Thilo Pionteck

A Highly Flexible Reconfigurable System on a Xilinx FPGA 330
Tomáš Drahonovský, Martin Rozkovec, Ondrej Novák

Parameterised FPGA Reconfigurations for Efficient Test Set Generation 433
Alexandra Kourfali, Elias Vansteenkiste, Dirk Stroobandt

Place Reservation Technique for Online Task Placement on a Multi-context Heterogeneous Reconfigurable Architecture 400
Quang Hoa LE, Emmanuel Casseau, Antoine Courtay

PhD Forum

A Conceptual Toolchain for an Application Domain Specific Reconfigurable Logic Architecture 469
Timm Bostelmann, Sergei Sawitzki

An AXI Compatible Cypress EZ-USB FX3 Interface for USB-3.0 SuperSpeed 412
Benedikt Janßen, Michael Hübner, Timo Jaeschke

Low Power RAM-Based Hierarchical CAM on FPGA 447
Zhuo Qian, Martin Margala

FPGA implementation of a reconfigurable image encryption system 170
M.T. Ramirez-Torres, J. S. Murguía, M. Mejía-Carlos

An Adaptive Victim Cache Scheme 27
Osvaldo Navarro, Michael Hübner

A Hardware Architecture for Filtering Irreducible Testors 485
Vladimir Rodriguez, José F. Martínez, Jesús A. Carrasco, Manuel S. Lazo, René Cumplido, Claudia Feregrino Uribe
The FPGA implementation of an image registration algorithm using binary images

An Hung Nguyen, Mark Pickering, Andrew Lambert