# Table of Contents

ASAP 2011 — 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors

**Message from the Conference Chairs** .................................................. viii

**Conference Organizers** .......................................................................... ix

**Program Committee** ............................................................................. x

**External Referees** ................................................................................... xii

**Keynotes**

Era of Customization and Specialization ........................................................................ 3
  *Jason Cong*

More Than 50 Years of Parallel Processing and Still No Easy Path to Speedup ............. 4
  *Michael Flynn*

Architectures for Green Routers ......................................................................... 5
  *Viktor K. Prasanna*

**Session 1: Reconfigurable Systems**

CusComNet: A Customisable Network for Reconfigurable Heterogeneous Clusters ........ 9
  *Stewart Denholm, Kuen Hung Tsoi, Peter Pietzuch, and Wayne Luk*

Address Generation Scheme for a Coarse Grain Reconfigurable Architecture ............... 17
  *Muhammad Ali Shami and Ahmed Hemani*

Accelerating Vision and Navigation Applications on a Customizable Platform ............ 25
  *Jason Cong, Beayna Grigorian, Glenn Reinman, and Marco Vitanza*

**Session 2: Computer Arithmetic and Algorithms**

A High-Performance, Low-Power Linear Algebra Core .......................................... 35
  *Ardavan Pedram, Andreas Gerstlauer, and Robert A. van de Geijn*

A Decimal Floating-Point Fused Multiply-Add Unit with a Novel Decimal Leading-Zero Anticipator .................................................................................................................. 43
  *Ahmet Akkaş and Michael J. Schulte*

Longest Prefix Match and Updates in Range Tries .................................................. 51
  *Ioannis Sourdis and Sri Harsha Katamaneni*

**Session 3: System Profiling**

Low-Cost Hardware Profiling of Run-Time and Energy in FPGA Embedded Processors .... 61
  *Mark Aldham, Jason Anderson, Stephen Brown, and Andrew Canis*

TimeTrial: A Low-Impact Performance Profiler for Streaming Data Applications ........ 69
  *Joseph M. Lancaster, E. F. Berkley Shands, Jeremy D. Buhler, and Roger D. Chamberlain*
Session 4: Multi-Core Processors and Networks

System-Level Design Space Exploration for Dedicated Heterogeneous Multi-Processor Systems .......................................................... 79
Luigi Pomante

Decentralized Dynamic Resource Management Support for Massively Parallel Processor Arrays ....................................................... 87
Vahid Lari, Andriy Narovlyanskyy, Frank Hannig, and Jürgen Teich

Hybrid Data Structure for IP Lookup in Virtual Routers Using FPGAs .................................................................................. 95
Oğuzhan Erdem, Hoang Le, Viktor K. Prasanna, and Cüneyt F. Bazlamaçı

Session 5: Communication Systems

An Area-Efficient LDPC Decoder for Multi-Standard with Conflict Resolution ................................................................. 105
Changsheng Zhou, Yunlong Ge, Xubin Chen, Yun Chen, and Xiaoyang Zeng

High-Throughput Contention-Free Concurrent Interleaver Architecture for Multi-Standard Turbo Decoder ......................................... 113
Guohui Wang, Yang Sun, Joseph R. Cavallaro, and Yuanbin Guo

Energy-Efficient Floating-Point Arithmetic for Software-Defined Radio Architectures ......................................................... 122
Syed Zohaib Gilani, Nam Sung Kim, and Michael J. Schulte

Session 6: GPUs and Accelerators

On the Performance of GPU Public-Key Cryptography ............................................................................................ 133
Samuel Neves and Filipe Araujo

Exploiting Structural Redundancy of SIMD Accelerators for their Built-In Self-Testing/ Diagnosis and Reconfiguration ........................................... 141
Alessandro Strano, Davide Bertozzi, Arnaud Grasset, and Sami Yehia

Accelerating the Photon Mapping Algorithm and its Hardware Implementation ............................................................. 149
Shawn Singh, Seunghyun Pan, and Miloš D. Ercegovac

Session 7: Image Processing

A Low Power Fault-Tolerance Architecture for the Kernel Density Estimation Based Image Segmentation Algorithm ................................................................................. 161
Peng Li and David J. Lilja

Instruction Set Extension for High Throughput Disparity Estimation in Stereo Image Processing .................................................. 169
Christian Banz, Carsten Dolar, Fabian Cholewa, and Holger Blume

Low Energy Motion Estimation via Selective Approximations .................................................................................................................. 176
Yunus Emre and Chaitali Chakrabarti

Session 8: FPGA Applications

An FPGA Architecture for Solving the Table Maker’s Dilemma .................................................................................. 187
Florent de Dinechin, Jean-Michel Muller, Bogdan Pasca, and Alexandru Plesco
Next-Generation Massively Parallel Short-Read Mapping on FPGAs

Oliver Knodel, Thomas B. PreuBer, and Rainer G. Spallek

An FPGA-based Real-Time Nonuniformity Correction System for Infrared Focal Plane Arrays

Rodolfo Redlich, Gonzalo Carvajal, and Miguel Figueroa

Posters

Efficient Custom Instruction Enumeration for Extensible Processors

Chenglong Xiao and Emmanuel Casseau

IP-XACT Extensions for Reconfigurable Computing

Razvan Nane, Sven van Haastregt, Toddor Stefanov, Bart Kienhuis, Vlad Mihai Sima, and Koen Bertels

An Integrated Development Toolset and Implementation Methodology for Partially Reconfigurable System-on-Chips

Abelardo Jara-Berrocal and Ann Gordon-Ross

Cooperative Multitasking for Heterogeneous Accelerators in the Linux Completely Fair Scheduler

Tobias Beisel, Tobias Wiersema, Christian Plessl, and André Brinkmann

Optimal Design-Space Exploration of Streaming Applications

Shobana Padmanabhan, Yixin Chen, and Roger D. Chamberlain

Stack Data Management for Limited Local Memory (LLM) Multi-core Processors

Ke Bai, Aviral Shrivastava, and Saleel Kudchadker

An Energy Efficient Adaptive Event Detection Scheme for Wireless Sensor Network

Zheng Zhou and Gang Qu

Architecture Model for Approximate Tandem Repeat Detection

Tomás Martinek and Matej Lexa

Design of a High Performance FPGA Based Fault Injector for Real-Time Safety-Critical Systems

Marko Miklo, Carl R. Elks, and Ronald D. Williams

Domain-Specific Processor with 3D Integration for Medical Image Processing

Jason Cong, Karthik Guruaj, Muhuan Huang, Sen Li, Bingjun Xiao, and Yi Zou

A Parallel $k$-Partition Method to Perform Montgomery Multiplication

João Carlos Neto, Alexandre Ferreira Tenca, and Wilson Vicente Ruggiero

A Residue Logarithmic Number System ALU Using Interpolation and Cotransformation

Mark G. Arnold, Ioannis Kouretas, and Vassilis Paliouras

Design and Implementation of a Belief Propagation Detector for Sparse Channels

Yanjie Peng, Kai Zhang, Andrew G. Klein, and Xinming Huang

Author Index

vii