2009 7th IEEE/ACM
International Conference on
Formal Methods and Models for
Codesign
(MEMOCODE 2009)

Cambridge, Massachusetts, USA
13 – 15 July 2009
# Table of Contents

## Invited Talk

Synthesis of Programs from Temporal Property Specifications ............... 1

_Amir Pnueli, Uri Klein_

## System Verification

Bang for the Buck: Improvising and Scheduling Verification Engines for Effective Resource Utilization .............................................. 8

_Malay K. Ganai, Weihong Li_

Refining Schizophrenia via Graph Reachability in Esterel ...................... 18

_Jeong-Han Yun, Chul-Joo Kim, Sunae Seo, Taisook Han, Kwang-Moo Choe_

The Role of Mutation Analysis for Property Qualification .................... 28

_Luigi Di Guglielmo, Franco Fummi, Graziano Pravadelli_

## Applications of Verification

Incremental Modelling and Verification of the PCI Express Transaction Layer .................................................................................. 36

_Peter Bohm_

Verification of an Industrial SystemC/TLM Model using LOTOS and CADP ....................................................................................... 46

_Hubert Garavel, Claude Helmstetter, Olivier Ponsini, Wendelin Serne_

High-Level Optimization of Integer Multipliers over a Finite Bit-Width with Verification Capabilities ..................................................... 56

_Omid Sarbishei, Mahmoud Tabandeh, Bijan Alizadeh, Masahiro Fujita_

## Design Contest

2009 MEMOCODE Co-Design Contest ................................................ 66

_Forrest Brewer, James C. Hoe_

A Design Case Study: CPU vs. GPGPU vs. FPGA .............................. 69

_Daniel L. Rosenband, Till Rosenband_

Implementing a Fast Cartesian-Polar Matrix Interpolator .................... 73

_Abhinas Agarwal, Nirav Dose, Kermin Fleming, Asif Khan, Myron King, Man Cheuk Ng, Muralidaran Vijayaraghavan_
Invited Talk

Can We Computerize an Elephant? .............................................. 77
  David Harel

Microprocessors and Multicore

Multicore Power Management: Ensuring Robustness via Early-Stage Formal Verification .................................................. 78
  Anita Lungu, Pradip Bose, Daniel J. Sorin, Steven German, Geert Janssen

A Cross-Layer Approach to Heterogeneity and Reliability .............. 88
  Daniel Williams, Aprotim Sanyal, Dan Upton, Jason Mars, Sudeep Ghosh, Kim Hazelwood

Implementing a High-Performance Multithreaded Microprocessor: A Case Study in High-level Design and Validation ...................... 98
  Eric S. Chung, James C. Hoe

Tutorial

An Introduction to Implementation Attacks and Countermeasures ...... 108
  Thomas Popp

Invited Talk

Survival Strategies for Synthesized Hardware Systems .................. 116
  Martin Rinard

Codesign

Codesign of Dependable Systems: A Component-Based Modeling Language 121
  Marco Bozzano, Alessandro Cimatti, Marco Roveri, Joost-Pieter Katoen, Viet Yen Nguyen, Thomas Noll

Performance Estimation for Task Graphs Combining Sequential Path Profiling and Control Dependence Regions .......................... 131
  Fabrizio Ferrandi, Marco Lattuada, Christian Pilato, Antonino Tumeo

Combining control and data abstraction in the verification of hybrid systems ................................................................. 141
  Xavier Briand, Bertrand Jeannet
Data Flow

Buffer Sharing in CSP-like Programs ........................................ 151
   Nalini Vasudevan, Stephen A. Edwards

Static Data-Flow Analysis of Synchronous Programs .................. 161
   Jens Brandt, Klaus Schneider

Bounded Dataflow Networks and Latency-Insensitive Circuits .......... 171
   Muralidaran Vijayaraghavan, Arvind