

Designing Asynchronous Circuits using NULL Convention Logic (NCL)

Scott C. Smith and Jia Di

University of Arkansas

SYNTHESIS LECTURES ON DIGITAL CIRCUITS AND SYSTEMS #23



MORGAN & CLAYPOOL PUBLISHERS

Contents

1	Introduction to Asynchronous Logic.....	1
2	Overview of NULL Convention Logic (NCL)	5
2.1	NCL System Framework and Fundamental Components	5
2.2	Transistor-Level NCL Gate Design	9
3	Combinational NCL Circuit Design.....	17
3.1	Input-Completeness and Observability.....	17
3.2	Dual-Rail NCL Design.....	20
3.3	Quad-Rail NCL Design	25
4	Sequential NCL Circuit Design.....	33
4.1	NCL Implementation of Mealy and Moore Machines	33
4.2	NCL Implementation of Algorithmic State Machines.....	39
5	NCL Throughput Optimization	43
5.1	Pipelining	43
5.2	Embedded Registration	45
5.3	Early Completion	48
5.4	NULL Cycle Reduction.....	53
6	Low-Power NCL Design.....	57
6.1	Wavefront Steering	57
6.2	Multi-Threshold CMOS (MTCMOS) for NCL (MTNCL)	58
6.2.1	MTCMOS for Synchronous Circuits	61
6.2.2	Implementing MTCMOS in NCL Circuits	62
7	Comprehensive NCL Design Example	75

x CONTENTS

Bibliography	83
Biography	85