2011 Forum on Specification and Design Languages

(FDL 2011)

Oldenburg, Germany
13-15 September 2011

Editors:

Adam Morawiec
Orna Ghenassia

Jinnie Hinderscheit

IEEE Catalog Number: CFP1126E-PRT
ISBN: 978-1-4577-0763-6
Welcome

General Chair

Keynote Speakers

Technical Area Chairs

Program Committee

Technical Area Overview

FDL Sponsors

Session 1 – EAMS, Part 1: Design and Optimisation of Heterogeneous Systems

- Designing Low-Power Wireless Sensor Networks
  Joseph Wenninger, Javier Moreno, Jan Haase, and Christoph Grimm
  (Vienna University of Technology)

- Behavioral Modeling of a CMOS Video Sensor Platform using SystemC AMS / TLM
  Fabio Cenni, Serge Scotti (ST Microelectronics) and Emmanuel Simeu (TIMA Laboratory)

- SystemC-AMS Model of a Dynamic Large-Scale Satellite-Based AIS-Like Network
  Mu Zhou and Rene Van Leuken (Delft University of Technology)

Session 2 – EAMS, part 2: Circuit Modelling and Design

- Abstract Modeling and Estimation of a High Performance Tobey’s PGA
  Sumit Adhikari, Christoph Grimm and Jan Haase (Vienna University of Technology)

- VHDL-AMS Model of a Dual-Gate Graphene FET
  Ime Umoh and Tom Kazmierski (University of Southampton)

- A Machine-Readable Specification of Analog Circuits for Integration into a Validation Flow
  Mingyu Ma, Lars Hedrich and Christian Sporrer (University of Frankfurt)

Session 3 – ABD, part 1: Assertion-Based Technology for Verification and Synthesis

- Improvement of Assertion-Based Verification through the Generation of Proper Test Sequences
  Laurence Pierre and Laila Damri (TIMA - CNRS-Grenoble/INP-UJF)

- Does Asynchronous Technology Bring Robustness in Synchronous Circuit Monitoring
  Alexandre Porcher, Katell Morin-Allory, Laurent Fesquet (TIMA),
  Alejandro Chagoya (CIME Nanotech)

- Assertion Support in High-Level Synthesis Design Flow
  Aurélien Ribon, Bertrand Le Gal, Christophe Jego, and Dominique Dallet (University of Bordeaux)

Co-Session 3 – LBSD, part 1: Syntactic Sugar? - Language Design and Semantics

- Bringing C++ Productivity to VHDL World: from Language Definition to a Case Study
  Ivan Scherbakov, Christian Wels and Norbert When (TU Kaiserslautern)

- A Metamodel and Semantics for Transaction Level Modeling
  Rauf Salimi Khaligh and Martin Radetzki (University of Stuttgart)

- Schizophrenia and Causality in the Context of Refined Clocks (short presentation)
  Mike Gemunde, Jens Brandt and Klaus Schneider (University of Kaiserslautern)

- A Generic Execution Model for Efficient Performance Evaluation of System Architectures
  Sebastien Le Nours, Anthony Barreteau and Olivier Pasquier (University of Nantes)
## Table of Contents

### Session 4 – UMES, part 1: UML Based Validation, Verification, and Testing

Integrated Model-Based Approach and Test Framework for Embedded Systems
- Padma Iyengharg and Elke Pulvermueller (University of Osnabueck)
- Clemens Westerkamp and Juergen Wuebbelmann (UAS, Osnabueck)

A UML Based Framework for Efficient Validation of TLM 2 Models
- Valbhav Jain, Anshul Kumar, and Preeti Ranjan Panda
  (Indian Institute of Technology Delhi)

### Session 5 – UMES, part 2: MARTE at Work & Standardization Trends

A Framework for the Generation from UML/MARTE Models of IP-XACT HW Platform
- Fernando Herrera and Eugenio Villar (University of Cantabria)

IP-XACT and MARTE Based Approach for Partially Reconfigurable Systems-on-Chip
- Gilberto Ochoa, El-Bay Bourennane, Oussama Labbani, Kamel Messaoudi
  (LE2I Laboratory, Université de Bourgogne)

### Co-Session 5 – LBSD, part 2: LBSD 2: Hurry up! - Speedy Simulation Techniques

Efficient Implementation and Abstraction of SystemC Data Types for Fast Simulation
- Nicola Bombieri, Franco Fummi, Valerio Guarnieri, Francesco Stefanni, and Sara Vinco
  (University of Verona)

A Case Study on Message-Based Discrete Event Simulation for Transaction Level Modeling
- Bastian Haetzer and Martin Radetzki (University of Stuttgart)

Impact Simulation of Changes to Development Processes: An ESL Case Study
- Frank Poppen, Roland Koppe, Kim Grüttnar (OFFIS)
- Axel Hahn (University of Oldenburg)

### Session 6 – LBSD, part 3: In the End, Implement! Design Refinement and Implementation

Efficient Realization of Control Logic in Reversible Circuits
- Sebastian Opermann, Robert Wille and Rolf Drechsler (University of Bremen)

SystemC Refinement of Abstract Adaptive Processes for Implementation into Dynamically Reconfigurable Hardware
- Fernando Herrera and Eugenio Villar (University of Cantabria)
- Philipp A. Hartmann (OFFIS)

Semi-Formal Refinement of Heterogeneous Embedded Systems by Foreign Model Integration
- Seyed Hosein Aftarzadeh Niaki and Ingo Sander (KTH Royal Institute of Technology)

Hardware Performance Estimation by Dynamic Scheduling (short presentation)
- Pablo González De Aledo Murugán, Javier González-Bayón, and Pablo Sanchez
  (University of Cantabria)

### Session 7 – LBSD, part 4: Evaluate This! - System-Level Modelling and Evaluation

Integrating System Descriptions by Clocked Guarded Actions
- Sandeep Shukla (Virginia Tech) and Jean-Pierre Taitpin (INRIA)

ESL Power and Performance Estimation for Heterogeneous MPSoCs Using SystemC
- Martin Streubühr, Rafael Rosales, Jürgen Teich (University of Erlangen-Nuremberg),
  Ralph Hasholzner (Intel Mobile Communications) and Christian Haubelt (University of Rostock)

Analyzing Dependability Measures at the Electronic System Level
- Marc Michael, Daniel Grosse and Rolf Drechsler (University of Bremen)