# TABLE OF CONTENTS

IR-UWB Technology on Next Generation RFID Systems .................................................. 1  
Kih Keung Lee

Transistor Sizing for a 4-State Current Mode Analog Channel Decoder in 65-nm CMOS .......................................................... 5  
Reza Meraji

10 GS/s 8-bit Bipolar THA in SiGe Technology ............................................................... 9  
Yevgen Borokhovych

Charge Scaling 10-bit Successive Approximation A/D Converter with Reduced Input Capacitance ........................................... 13  
Olli Kursu

A Continuous Time ΔΣ Modulator with Reduced Clock Jitter Sensitivity through DSCR Feedback ........................................ 17  
Dejan Radjen

Implementation of Narrow-Band Frequency-Response Masking for Efficient Narrow Transition Band FIR Filters on FPGAs ......................................................... 21  
Syed Asad Alam

On Hardware Implementation of Radix 3 and Radix 5 FFT Kernels for LTE systems .......................................................... 25  
Johan Löfgren

Complexity Analysis of IOTA Filter Architectures in Faster-than-Nyquist Multicarrier Systems ............................................. 29  
Deepak Dasalalakute

On Wafer X-Parameter Based Modeling of a Switching Cascode Power Amplifier .......................................................... 33  
Yelin Wang

Wideband Limit Study of a GaN Power Amplifier Using Two-Tone Measurements ......................................................... 37  
Felice Tafuri

A Ternary Adiabatic Logic (TAL) Implementation of a Four-Trit Full-Adder .......................................................... 41  
David J Willingham

Magnitude Scaling for Increased SFDR in DDFS ............................................................ 45  
Petter Källström

A 2.7-6.1GHz CMOS Local Oscillator Based on Frequency Multiplication by $3/2$ .......................................................... 49  
Andrea Bevera

Very High Bandwidth Semi-Digital PLL with Large Operating Frequency Range .......................................................... 53  
Puneet Sareen

Modeling of Cascode Modulated Power Amplifiers .......................................................... 59  
Daniel Siru

A Low Voltage Low Power CMOS Analog Multiplier .......................................................... 63  
Amir Miremadi

An Empirical Study of the Stability of 4th-order Incremental-Sigma-Delta-ADCs .......................................................... 67  
Johannes Uhlig

Techniques, Problems and Solutions in Designing Multi-GHz All Digital Phase Locked Loops .......................................................... 71  
Muhammad Shakir

Comparison Of Time-Varying And Non-Time-Varying Volterra Analysis For finding Distortion Contributions In Mixers .......................................................... 75  
Timo Rahkonen

Comparison and IIP2 Analysis of Two Wideband Balun-LNAs Designed in 65nm CMOS .......................................................... 79  
Lin Zhu

Use of a Calibrated Voltage Reference to Enhance the Performance of Switched Capacitor Sigma-Delta ADCs over Process Corner .......................................................... 83  
Ronald Spilka

Dynamic Bias Scheme for Class-C VCO .......................................................... 89  
Luca Fanori

An Improved Common-Mode Feedback Loop for the Differential-Difference Amplifier .......................................................... 93  
Andrea Simonetti

Electrical Properties of CVD-Graphene FETs .......................................................... 94  
Johanna Anteroinen

Adaptive Photovoltaic Cell Simulation with Maximum Power Point Tracking Simulation for Accurate Energy Predictions .......................................................... 98  
Christian Schuss

A 85dB Dynamic Range Transimpedance Amplifier in 40nm CMOS Technology .......................................................... 102  
Mohammed Farag Hassan

Contention Aware Scheduling For Noc-Based Real-Time Systems .......................................................... 106  
Mihkel Tegel
A Fault-Tolerant and Hierarchical Routing Algorithm for NoC Architectures ........................................ 110
Mojtaba Valinataj

An Adaptive Router Architecture for Heterogeneous 3D Networks-on-Chip ........................................ 116
Michael Opoku Agyeman

A Divide-by-Three Regenerative Frequency Divider Using a Subharmonic Mixer .......................... 120
Brad Jackson

Injection-Locked Superharmonic Self-Oscillating Mixer ............................................................... 124
Tero Koivistio

Explorations of Optimal Core and Cache Placements for Chip Multiprocessor .......................... 128
Thomas Canhao

FPGA Implementation of Decimal Processors for Hardware Acceleration .......................... 134
Nicolas Bosrip

Architecture-level Analysis and Evaluation of Transient Errors on NoC ....................................... 138
Jiajia Jiao

Square Topology: A Novel Topology for NoCs ............................................................................. 142
Maks Ghurbanton

Highly Reliable and Power Efficient NOC Interconnects .......................................................... 146
Deena M. Zamzam

Yield modeling and Yield-aware Mapping for Application Specific Works-on-Chip ..................... 150
Seyed Hassan Khalilinezhad

A Low-Cost Processing Element Recovery Mechanism for Fault Tolerant Networks-on-Chip .... 154
Khalid Latif

Computational and Implementation Complexity of Polynomial Evaluation Schemes ..................... 158
Muhammad Abbas

Model-Based Rapid Prototyping Of Multirate Digital Signal Processing Algorithms ................... 164
Shahzad Ahmad Bull

Single Ended Low Noise Multiband Input LNA With Programmable Integrated Matching And High Isolation Switches .................................................................................................................. 168
Tobias Tired

A Linearized 1.6-5 GHz Low Noise Amplifier Using Positive Feedback in 65 nm CMOS .......... 172
Anders Nejdel

Highly Linear Direct Conversion Receiver using Customized On-chip Balun .................................. 176
Xiaodong Liu

A GALS ASIC Implementation from a CAL Data Flow Description ........................................... 180
Hemanth Prabhu

Temperature Dependent Wire Delay Estimation in Floorplanning .............................................. 184
Wei Liu

Initial Version of Matlab/Simulink Based Toolfor VHDL Code Generation and FPGA Implementation of Elementary Generalized Unitary Rotation .................................................................................. 188
Gatis Valters

A 2.7GHz Divider-less All Digital Phase-Locked Loop with 625Hz Frequency Resolution in 90nm CMOS .................................................................................................................................................. 194
Mohammed Abdalaziz

A 0.13μm CMOS PLL FM Transmitter ......................................................................................... 198
Ying Wu

A Digital PLL With A Multi-Delay Coarse-Fine TDC .................................................................... 202
Ying Wu

Measurement of a System-Adaptive Error-Detection Sequential Circuit with Subthreshold SCL ................................................................. 206
Mahmoud T roughly

A Novel Low-Energy Match Line Sensing Scheme for Ternary Content Addressable Memory Using Charge Sharing .................................................................................................................. 210
Syed Iftekhar Ali

Impact of Switching Activity on the Energy Minimum Voltage for 65 nm Sub-VTCMOS ........ 214
Oskar Andersson

Low Power Programmable Frequency Divider for IEEE 802.15.4a Standard .................................. 218
Denys Martynenko

Author Index