Table of Contents

1A. On-Chip Physics Numerical Simulation and Modeling, Reliability Issues
Moderator: Guido Notermans, ST Ericsson

1A.1 A Scalable Verilog-A Modeling Method for ESD Protection Devices
Weiying Li, Yu Tian, Lipeng Wei, Chai Gill, Wei Mao, Chuanzheng Wang, Freescale Semiconductor

1A.2 TCAD Study of the Impact of Trigger Element and Topology on Silicon Controlled Rectifier Turn-on Behavior
Johan Bourgeat, STMicroelectronics, LAAS-CNRS, Université de Toulouse; Christophe Entringer, Philippe Galy, Frank Jezequel, STMicroelectronics; Marise Bafleur, LAAS-CNRS, Université de Toulouse

1A.3 A Novel Physical Model for the SCR ESD Protection Device
Alexandru Romanescu, STMicroelectronics, Institute of Microelectronics, Electromagnetism, and Photonics (IMEP-LAHC); Pascal Fonteneau, Charles-Alexandre Legrand, Jean-Robert Manouvrier, Helene Beckrich-Ros, STMicroelectronics; Philippe Ferrari, Jean-Daniel Arnould, Institute of Microelectronics, Electromagnetism, and Photonics (IMEP-LAHC)

1A.4 The Relevance of Long-Duration TLP Stress on System Level ESD Design

1A.5 CDM Simulation Study of a System-in-Package
Vrashank Shukla, Elyse Rosenbaum, University of Illinois at Urbana-Champaign

1B. EOS and System Level ESD: Design and Simulation
Moderator: Alan Righter, Analog Devices, Inc.

1B.1 Triggering of Transient Latch-up (TLU) by System Level ESD
Tilo Brodbeck, Wolfgang Stadler, Christian Baumann, Kai Esmark, Krzysztof Domanski, Infineon Technologies AG

1B.2 Measurement, Simulation and Reduction of EOS Damage by Electrical Fast Transients on AC Power
Al Wallash, Hitachi Global Storage Technologies; Vladimir Kraz, BestESD Technical Services

1B.3 SPICE Simulation Methodology for System Level ESD Design
Lifang Lou, Charvaka Duvvury, Agha Jahanzeb, Jae Park, Texas Instruments, Inc.

1B.4 TLP Characterization for Testing System Level ESD Performance
Agha Jahanzeb, Lifang Lou, Charvaka Duvvury, Cynthia Torres, Scott Morrison, Texas Instruments, Inc.
2A. ESD Electronic Design Automation: Verification and Simulation
Moderator: Theo Smedes, NXP Semiconductors

2A.1 An ESD Design Automation Framework and Tool Flow for Nano-scale CMOS Technologies .......... 91
Mujahid Muhammad, Robert Gauthier, Junjun Li, Ahmed Ginawi, James Montstream, Souvick Mitra, Kiran Chatty, Amol Joshi, Karen Henderson, Nicholas Palmer, Brian Hulse, IBM

2A.2 Hierarchical Verification of Chip-Level ESD Design Rules ......................................................... 97
Ziyang Lu, Mentor Graphics Company; David Averill Bell, LSI Corporation

2A.3 An Automated ESD Verification Tool for Analog Design ................................................................. 103
Hans Kunz, Gianluca Boselli, Jonathan Brodsky, Minas Hambardzumyan, Ryan Eatmon, Texas Instruments, Inc.

2A.4 Predictive Full Circuit ESD Simulation and Analysis using Extended ESD Compact Models: Methodology and Tool Implementation ................................................................. 111
Junjun Li, Robert Gauthier, Amol Joshi, Martin Lundberg, John Connor, Shunhua Chang, Souvick Mitra, Mujahid Muhammad, IBM

2A.5 Cross Domain Protection Analysis and Verification using Whole Chip ESD Simulation .................. 119
Mototsugu Okushima, Tomohiro Kitayama, Susumu Kobayashi, Tetsuya Kato, Morihisa Hirata, Renesas Electronics Corporation

2B. System Level ESD: Component Level ESD Correlation
Moderator: Leo G. Henry, ESD/TLP Consultants, LLC

2B.1 Building-up of System Level ESD Modeling: Impact of a Decoupling Capacitance on ESD Propagation .................................................................................................................. 127
Nicolas Monnereau, Fabrice Caignet, David Tremouilles, LAAS-CNRS, Université de Toulouse

2B.2 Impact of the Power Supply on the ESD System Level Robustness .................................................... 137
Sandra Giraldo, ON Semiconductor, LAAS-CNRS, Université de Toulouse; Christophe Salaméro, ON Semiconductor; Fabrice Caignet, LAAS-CNRS

2B.3 Effects of TVS Integration on System Level ESD Robustness ............................................................ 145
Wei Huang, David Pommerenke, Missouri University of Science and Technology (MST); Jeffrey Dunnihoo, NXP Semiconductors

2B.4 Correlation between System Level and TLP Tests Applied to Stand-Alone ESD Protections and Commercial Products ................................................................................................. 151
Patrice Besse, Jean-Philippe Laine, Alain Salles, Mike Baird, Freescale Semiconductor
2B.5 SCCF – System to Component Level Correlation Factor
S. Thijs, D. Linten, P. Jansen, IMEC; M. Scholz, IMEC, Vrije Universiteit Brussels; A. Griffoni, G. Groeseneken, IMEC, Katholieke Universiteit Leuven; C. Russ, W. Stadler, Infineon Technologies AG; D. LaFonteese, V. Vashchenko, A. Concannon, P. Hopper, National Semiconductor Corporation; M. Sawada, HANWA Electronics Ind. Co. Ltd.

3A. On-Chip Protection: Advanced CMOS – Analog, Digital and Latchup
Moderator: Steven Thijs, IMEC vzw

3A.1 On-Chip ESD Protection with Improved High Holding Current SCR (HHISCR) Achieving IEC 8kV Contact System Level
Bart Sorgeloos, Ilse Backers, Olivier Marichal, Bart Keppens, Sofics
This paper is co-copyrighted by Sofics and the ESD Association

3A.2 Pulsed Gate Dielectric Breakdown in a 32 nm Technology under Different ESD Stress Configurations
Yang Yang, Dimitris E. Ioannou, George Mason University; Robert Gauthier, James Di Sarro, Junjun Li, Souvick Mitra, Kiran Chatty, Rahul Mishra, IBM

3A.3 Improved ESD Protection in Advanced FDSOI by using Hybrid SOI/Bulk Co-Integration
Thomas Benoist, STMicroelectronics, CEA-Leti Minatec, IMEP-LAHC; Claire Fenouillet-Beranger, Jean-Luc Huguenin, Stéphane Monfray, Pierre Perreau, STMicroelectronics, CEA-Leti Minatec; Nicolas Guitard, Philippe Galy, David Marin-Cudraz, STMicroelectronics; Christel Buj, Francois Andrieu, Olivier Faynot, CEA-Leti Minatec; Sorin Cristoloveanu, Pierre Gentil, IMEP-LAHC

3A.4 Engineering Fully Silicided Large MOSFET Driver for Maximum It1 Performance
Natarajan Mahadeva Iyer, Jiang Hao, Yap Hin Kiong, Zhang Guo Wei, Xiaoping Wang, Cheng Chao, Purakh Raj Verma, GLOBALFOUNDRIES

3A.5 Maximizing ESD Design Window by Optimizing Gate Bias for Cascoded Drivers in 45nm and Beyond SOI Technologies
Souvick Mitra, Robert Gauthier, Shunhua Chang, Junjun Li, Ralph Halbach, Chris Seguin, IBM

3A.6 Investigation on Output Driver with Stacked Devices for ESD Design Window Engineering
Shuqing Cao, Robert Dutton, Stanford University; Jung-Hoon Chun, Eunji Choi, Sungkyunkwan University; Stephen Beebe, GLOBALFOUNDRIES, Inc.; Warren Anderson, Advanced Micro Devices

3B. Factory and Materials: CDM Related Factory Issues
Moderator: Reinhold Gaertner, Infineon Technologies

3B.1 ESD Protection Program at Electronics Industry – Areas for Improvement
KP Yan, Reinhold Gaertner, CY Wong, Infineon Technologies
3B.2 CDMDamage due to Automated Handling Equipment ................................................................. 217
Sean Millar, Xilinx Ireland, Ltd., First Silicon Ltd; Jeremy Smallwood, Electrostatic Solutions, Ltd.

3B.3 Measurements to Establish Process ESD Compatibility ............................................................ 225
Arnold Steinman, Electronics Workshop; Leo G. Henry, ESD/TLP Consulting; Marcos Hernandez, Thermo Fisher Scientific

3B.4 Comparison of Methods of Evaluation of Charge Dissipation from AHE Soak Boats..................... 233
Jeremy Smallwood, Electrostatic Solutions, Ltd.; Sean Millar, Xilinx Ireland, Ltd.

4A. On-Chip Protection: Bipolar, SmartPower, RF, High Voltage (Part 1)
Moderator: Lorenzo Cerati, STMicroelectronics

4A.1 A TLP-Based Characterization Method for Transient Gate Biasing of MOS Devices in High-Voltage Technologies ........................................................................................................... 239
Joost Willemen, David Johnsson, Yiqun Cao, Matthias Stecher, Infineon Technologies

4A.2 A New ESD Design Methodology for High Voltage DMOS Applications ................................... 249
Slavica Malobabic, Juin J. Liou, University of Central Florida; Javier A. Salcedo, Alan W. Righter, Jean-Jacques Hajjar, Analog Devices

4B. Factory and Materials: New Test Methods and Materials
Moderator: Rainer Pfeifle, Wolfgang Warmbier

4B.1 Actual Static Control Market Situation and How to Choose More Suitable ESD Flooring Systems for ESD Control Working Areas ................................................................. 259
Toshikazu (Toshi) Numaguchi, Sumitomo 3M Co., Ltd.

4B.2 Characterizing Slowly Dissipative Materials .............................................................................. 267
Toni Viheriäkoski, Cascade Metrology; Matti Laajaniemi, Seppo Niemelä, Nokia Siemens Networks; Jukka Hillberg, IonPhasE Oy; Pasi Tamminen, NOKIA Corporation

4B.3 Neutralizing Current Sensor for AC Corona Ionizer ..................................................................... 273
Kengou Yoshimizu, Takashi Ikehata, Ibaraki University; Takashi Terashige, Hiroshima International University; Masahiro Enokizono, Kazuo Okano, The Polytechnic University

4B.4 Static Charge Induced Orientation of Liquid Crystals in LCD Panels ........................................ 279
TaeYoung Kim, Korea University; DongSun Kim, JinHo Ju, WonHo Cho, LG Display; JongEun Kim, InsCon Tech Co., Ltd.; Kwang S. Suh, Korea University, InsCon Tech Co., Ltd.
5A. On-Chip Protection: Bipolar, SmartPower, RF, High Voltage (Part 2)
Moderator: Lorenzo Cerati, STMicroelectronics

5A.1 On the Dynamic Destruction of LDMOS Transistors beyond Voltage Overshoots in High Voltage ESD .......................................................... 283
Yiqun Cao, Infineon Technologies, Technische Universität Dortmund; Ulrich Glaser, Joost Willemen, Matthias Stecher, Infineon Technologies; Stephen Frei, Technische Universität Dortmund

5A.2 Improving the ESD Self-Protection Capability of Integrated Power NLDMOS Arrays ........................................ 293
V.A. Vashchenko, A. Strachan, D. LaFonteese, A. Concannon, P. Hopper, National Semiconductor Corporation; D. Linten, M. Scholz, S. Thijs, P. Jansen, G. Groeseneken, IMEC vzw

5A.3 Study of Power Arrays in ESD Operation Regimes .......................................................... 301
Blerina Aliaj, Juin J. Liou, University of Central Florida; Vladislav Vashchenko, Philipp Lindorfer, Peter Hopper, National Semiconductor Corp.; Andrew Tcherniaev, Maxim Ershov, Silicon Frontline

5A.4 Solutions to Mitigate Parasitic NPN Bipolar Action in High Voltage Analog Technologies .......... 309
Akram A. Salman, Gianluca Boselli, Hans Kunz, Jonathan Brodsky, Texas Instruments, Inc.

5B. Factory and Materials: General Interest
Moderator: Jeremy Smallwood, Electrostatic Solutions, Ltd.

5B.1 Problematic Natural Gas Power Plant Pumping/Irrigation ............................................. 317
Douglas Miller, NNSA; Steven Hudson, Eddie Teague, Xcel Energy

5B.2 ESD Stimulated Ignition of Metal Powders .......................................................... 325
Ervin Beloni, Edward L. Dreizin, New Jersey Institute of Technology

5B.3 Spacecraft Charging and an Instrument for its Monitoring Aboard the International Space Station 335
Bolan Kirov, Katya Georgieva, Vesselin Vassilev, Bulgarian Academy of Sciences

6A. TLP, HBM, MM, CDM – Device Testing Testers, Methods and Correlation
Issues (Part 1)
Moderator: Junjun Li, IBM

6A.1 Pitfalls for CDM Calibration Procedures .......................................................... 341
T. Smedes, A. van IJzerloo, NXP Semiconductors; M. Polewski, NXP Semiconductors, Thales; J.L. Lefebvre, NXP Semiconductors, Presto Engineering; M. Dekker, MASER

6A.2 Study of FI-CDM Discharge Waveforms .......................................................... 349
Masanori Sawada, Taizo Shintani, Hanwa Electronics Ind. Co., Ltd.
RCJ Best Paper
6A.3 Impact of Difference between Discharging Methods on CDM Testing
Yasuyuki Morishita, Hiroyasu Ishizuka, Takayuki Hiraoka, Kenji Hashimoto, Nobuyuki Wakai, Shigetaka Kumashiro, Thoru Mogami, MIRAI-Selete

6A.4 CDM2 – A New CDM Test Method for Improved Test Repeatability and Reproducibility
Robert Given, Marcos Hernandez, Tom Meuse, Thermo Fisher Scientific
This paper is co-copyrighted by Thermo Fisher Scientific and the ESD Association

6B. On-Chip ESD Failure Case Studies New Mechanisms, Phenomena and Troubleshooting
Moderator: Michael Stockinger, Freescale Semiconductor, Inc.

6B.1 Anomalous ESD Failures in NLDMOS during Reverse Recovery
Tetsuro Hirano, Mitsuo Hase, Takashi Ogura, Shuji Tanaka, Shuji Fujiwara, SANYO Semiconductor Co., Ltd.

6B.2 ESD Protection Circuit Schemes for DDR3 DQ Drivers
Xiaofeng Fan, Michael Chaine, Micron Technology, Inc.

6B.3 CDM Effect on a 65nm SOC LNA
Eugene R. Worley, Reza Jalilzeinali, Sreeker Dundigal, Evan Siansuri, Tony Chang, Vivek Mohan, Xiaonan Zhang, Qualcomm

7A. TLP, HBM, MM, CDM – Device Testing Testers, Methods and Correlation Issues (Part 2)
Moderator: Melanie Etherton, Freescale Semiconductor, Inc.

7A.1 Investigation of Current Flow during Wafer-Level CDM using Real-Time Probing
Nathan Jack, Vrashank Shukla, Elyse Rosenbaum, University of Illinois at Urbana-Champaign

7A.2 A New Method to Evaluate Effectiveness of CDM ESD Protection
Yuanzhong (Paul) Zhou, Jean-Jacques Hajjar, Andrew H. Olney, Analog Devices, Inc.; David F. Ellis, Juin J. Liou, University of Central Florida

7A.3 HBM Tester Waveforms, Equipment Circuits, and Socket Capacitance
Timothy J. Maloney, Intel Corporation
This paper is co-copyrighted by Intel Corporation and the ESD Association

7A.4 Overcoming the Unselected Pin Relay Capacitance HBM Tester Artifact with Two Pin HBM Testing
Scott Ward, Keith Burgess, Joe Schichi, Charvaka Duvvury, Peter Koeppen, Hans Kunz, Texas Instruments; Evan Grund, Grund Technical Solutions
7A.5 HBM Parameter Extraction and Transient Safe Operating Area


7B. Sub-Class 0 Devices, MR-Heads, MEMS

Moderator: Ted Dangelmayer, Dangelmayer Associates, LLC

7B.1 A Comprehensive Study of MEMS Behavior under EOS/ESD Events: Breakdown Characterization, Dielectric Charging, and Realistic Cures

Augusto Tazzoli, Marco Barbato, Vincenzo Ritrovato, Gaudenzio Meneghesso, University of Padova

7B.2 Behavior of RF MEMS Switches under ESD Stress

Sandeep Sangameswaran, Guido Groeseneken, Ingrid De Wolf, IMEC, Katholieke Universiteit Leuven; Jeroen De Coster, Vladimir Cherman, Piotr Czarnecki, Dimitri Linten, Steven Thijs, IMEC; Mirko Scholz, IMEC, Vrije Universiteit Brussels

7B.3 Analysis of Dynamic Effects of Charge Injection due to ESD in MEMS

William D. Greason, University of Western Ontario

7B.4 ESD Events of Cabled GMR Sensors

Icko Eric Timothy Iben, IBM Corp.

7B.5 A Study on the Application of On-Chip EOS/ESD Full-Protection Device for TMR Heads

Ray Nicanor M. Tag-at, Lloyd Henry Li, Hitachi Global Storage Technologies Philippines Corp.

7B.6 The Effect of ESD on the Performance of Magnetic Storage Drives

Icko Eric Timothy Iben, Gilda Lee, Stanley Czarnecki, Peter Golcher, Michelle Lam, IBM Co.

Workshops

Workshop Chair: Hans Kunz, Texas Instruments, Inc.

Workshop Session A

A1. Human Metal Model Testing
Moderator: Theo Smedes, NXP Semiconductors

A2. ESD Control for Class 0 Devices
Moderator: Tim Iben, IBM

A3. ESD Verification Checks Leveraging Existing Commercial EDA Tools
Moderator: Robert Gauthier, IBM
Workshop Session B

B1. Sources of EOS Damage and Characterization Techniques for Determining EOS Robustness
Moderator: Chai Gill, Freescale Semiconductor, Inc. ................................................................. 486

B2. Board-Level Solutions to System-Level ESD Design
Moderator: Harald Gossner, Infineon ......................................................................................... 487

B3. Common ESD Audit Issues
Moderator: Ted Dangelmayer, Dangelmayer Associates, LLC ..................................................... 488

Workshop Session C

C1. Equipment Grounding Issues
Moderator: Scott Ward, Texas Instruments, Inc. ........................................................................ 489

C2. Challenging Pin Applications in Analog Design
Moderator: Gianluca Boselli, Texas Instruments, Inc. .................................................................. 490

C3. ESD Challenges Due to Package Scaling and Integration
Moderator: Elyse Rosenbaum, University of Illinois at Urbana-Champaign ............................. 491

Biographies................................................................................................................................. 493

Past Awards and Presentations ............................................................................................... 541

2010 Exhibitors List .................................................................................................................. 551