2011 21st International Conference on Field Programmable Logic and Applications

(FPL 2011)

Chania, Greece
5 – 7 September 2011

Editors:

Peter Athanas
Nicolas Sklavos
Dionisios Pnevmatikatos

IEEE Catalog Number: CFP11623-PRT
21st International Conference on Field Programmable Logic and Applications

FPL 2011

Table of Contents

General Chair Message......................................................................................................................................xiv
A Note from the Program Chairs ..................................................................................................................xvi
Organizing Committee....................................................................................................................................xix
Program Committee.......................................................................................................................................xx
Steering Committee........................................................................................................................................xxv
Additional Reviewers....................................................................................................................................xxvi
Sponsors..........................................................................................................................................................xxviii

Poster Session 1

Accelerating Image Analysis for Localization Microscopy with FPGAs ..........................................................1
  Frederik Grull, Manfred Kirchgessner, Rainer Kaufmann, Michael Hausmann, and Udo Kebschull

Unifying Finite Difference Option-Pricing for Hardware Acceleration .............................................................6
  Qiwei Jin, Wayne Luk, and David B. Thomas

Leros: A Tiny Microcontroller for FPGAs .......................................................................................................10
  Martin Schoeberl

Design of a High Switching Frequency FPGA-Based SPWM Generator for DC/AC Inverters .........................15
  Matina Lakka, Eftichios Koutroulis, and Apostolos Doliadis

A New Process Characterization Method for FPGAs Based on Electromagnetic Analysis .............................20
  Florent Bruguier, Pascal Benoit, Philippe Maurine, and Lionel Torres
An Evaluation of Selective Depipelining for FPGA-Based Energy-Reducing Irregular Code Coprocessors ..........................................................24
Jack Sampson, Manish Arora, Nathan Goulding-Hotta, Ganesh Venkatesh, Jonathan Babb, Vikram Bhatt, Steven Swanson, and Michael Bedford Taylor

A Framework for Architecture-Level Exploration of Communication Intensive Applications onto 3-D FPGAs ........................................................................30
Harry Sidiropoulos, Kostas Siozios, and Dimitrios Soudris

Dependable Optically Reconfigurable Gate Array with a Phase-Modulation Type Holographic Memory ........................................................................34
Takahiro Watanabe and Minoru Watanabe

M1.1: Scientific Applications
An FPGA Solver for SAT-Encoded Formal Verification Problems..........................................................38
Kenji Kanazawa and Tsutomu Maruyama

FPGA Architecture of Generalized Laguerre-Volterra MIMO Model for Neural Population Activities ........................................................................44
Will X. Y. Li, Rosa H. M. Chan, Wei Zhang, C. W. Yu, Ray C. C. Cheung, Dong Song, and Theodore W. Berger

Accelerating Fluid Registration Algorithm on Multi-FPGA Platforms ..................................................50
Jason Cong, Muhuan Huang, and Yi Zou

M1.2: Modeling and Generators
Latch-Based Performance Optimization for FPGAs ..................................................................................58
Bill Teng and Jason H. Anderson

XDL-Based Module Generators for Rapid FPGA Design Implementation .................................................64
Subhrashankha Ghosh and Brent Nelson

Modeling and Evaluation of Dynamic Partial Reconfigurable Datapaths for FPGA-Based Systems Using Stochastic Networks ........................................70
Rehan Ahmed and Peter Hallschmid

M1.3: NoCs on FPGA
A Radix Tree Router for Scalable FPGA Networks .................................................................................76
William V. Kritikos, Yamuna Rajasekhar, Andrew G. Schmidt, and Ron Sass

Generic Low-Latency NoC Router Architecture for FPGA Computing Systems .....................................82
Ye Lu, John McCanny, and Sakir Sezer

Scalable Arbiters and Multiplexers for On-FPGA Interconnection Networks ..........................................90
Giorgos Dimitrakopoulos, Christofooros Kachris, and Emmanouil Kalligeros
M2.1: Embedded Reconfigurable Systems

20Gbps C-Based Complex Event Processing ................................................................. 97
   Hiroaki Inoue, Takashi Takenaka, and Masato Motomura

Embedded Systems Start-Up under Timing Constraints on Modern FPGAs ..................... 103
   Joachim Meyer, Juanjo Noguera, Michael Huebner, Rodney Stewart,
   and Juergen Becker

Software/Hardware Framework for Generating Parallel Long-Period Random
   Numbers Using the WELL Method ............................................................................... 110
   Yuan Li, Paul Chow, Jiang Jiang, and Minxuan Zhang

M2.2: Reconfigurable Architectures

A Run-Time Adaptive FPGA Architecture for Monte Carlo Simulations ............................. 116
   Xiang Tian and Christos-Savvas Bouganis

Precore - A Token-Based Speculation Architecture for High-Level Language
to Hardware Compilation ......................................................................................... 123
   Benjamin Thielmann, Jens Huthmann, and Andreas Koch

Implementing Stream-Processing Applications on FPGAs: A DSL-Based
   Approach .................................................................................................................. 130
   Jocelyn Sérot, François Berry, and Sameer Ahmed

M2.3: Computation and Identity

Revisiting the Newton-Raphson Iterative Method for Decimal Division ......................... 138
   Mário P. Véstias and Horácio C. Neto

Hardware Support for Broadcast and Reduce in MPSoC .................................................. 144
   Yuanxi Peng, Manuel Saldaña, and Paul Chow

The Impact of Aging on an FPGA-Based Physical Unclonable Function ......................... 151
   Abhranil Maiti, Logan McDougall, and Patrick Schaumont

Poster Session 2

An Efficient Hardware Matching Engine for Regular Expression with Nested
   Kleene Operators ....................................................................................................... 157
   Yoichi Wakaba, Masato Inagi, Shin'ichi Wakabayashi, and Shinobu Nagayama

Multi-module Hashing System for SHA-3 & FPGA Integration ....................................... 162
   Nicolas Sklavos

FPGA-Accelerated Object Detection Using Edge Information .......................................... 167
   Christos Kyrkou, Christos Ttofis, and Theocharis Theocharides
Memory-Efficient and Fast Run-Time Reconfiguration of Regularly Structured Designs ............................................................171
Brahim Al Farisi, Karel Heyse, Karel Bruneel, and Dirk Stroobandt

A Hybrid Mapping-Scheduling Technique for Dynamically Reconfigurable Hardware ................................................................177
Juan Antonio Clemente, Vincenzo Rana, Donatella Sciuto, Ivan Beretta, and David Atienza

RAMPSoCVM: Runtime Support and Hardware Virtualization for a Runtime Adaptive MPSoC ................................................................181
Diana Gähringer, Stephan Werner, Michael Hübner, and Jürgen Becker

Memory Virtualization for Multithreaded Reconfigurable Hardware .........................................................................................185
Andreas Agne, Marco Platzner, and Enno Lübers

Implications of Reliability Enhancement Achieved by Fault Avoidance on Dynamically Reconfigurable Architectures ....................189
Hiroaki Konoura, Yukio Mitsuyama, Masanori Hashimoto, and Takao Onoye

ERDB: An Embedded Routing Database for Reconfigurable Systems ............................................................................................195
Krzysztof Kępa, Fearghal Morgan, and Peter Athanas

M3.1: Packet Processing
Clustered Hierarchical Search Structure for Large-Scale Packet Classification on FPGA ............................................................201
Oğuzhan Erdem, Hoang Le, and Viktor K. Prasanna

Thwarting Software Attacks on Data-Intensive Platforms with Configurable Hardware-Assisted Application Rule Enforcement ..................................................207
Mohammed M. Farag, Lee W. Lerner, and Cameron D. Patterson

Towards On-the-Fly Incremental Updates for Virtualized Routers on FPGA ..................................................................................213
Thilan Ganegedara, Hoang Le, and Viktor K. Prasanna

M3.2: Signal and Image Processing
An Implementation of the Mean Shift Filter on FPGA .......................................................................................................................219
Dang Ba Khac Trieu and Tsutomu Maruyama

Measuring and Reducing the Performance Gap between Embedded and Soft Multipliers on FPGAs ................................................225
Hadi Parandeh-Afshar and Paolo lenne

FPGA-Specific Arithmetic Optimizations of Short-Latency Adders .......................................................................................232
Hong Diep Nguyen, Bogdan Pasca, and Thomas B. Preußér
M3.3: FPGAs and Processor Architecture

A Methodology and Tool Framework for Supporting Rapid Exploration of Memory Hierarchies in FPGAs

Harry Sidiropoulos, Kostas Siozios, and Dimitrios Soudris

FlexCache: Field Extensible Cache Controller Architecture Using On-chip Reconfigurable Fabric

Daniel Lo, Greg Malysa, and G. Edward Suh

VPFPAP: A Special-Purpose VLIW Processor for Variable-Precision Floating-Point Arithmetic

Yuanwu Lei, Yong Dou, Jie Zhou, and Sufeng Wang

Poster Session 3

A Dynamically-Reconfigurable Phased Array Radar Processing System

Emmanuel Seguin, Russell Tessier, Eric Knapp, and Robert W. Jackson

Exploitation of Parallel Search Space Evaluation with FPGAs in Combinatorial Problems: The Eternity II Case

Pavlos Malakonakis and Apostolos Dollas

A Novel Power Reduction Technique for Block Matching Motion Estimation Hardware

Abdulkadir Akin, Onur Can Ulusel, Tevfik Zafer Ozcan, Gokhan Sayilar, and Ilker Hamzaoglu

A Comparison on FPGA of Modular Multipliers Suitable for Elliptic Curve Cryptography over GF(p) for Specific p Values

Mark Hamilton, William P. Marnane, and Arnaud Tisserand

Stress-Aware Module Placement on Reconfigurable Devices

Josef Angermeier, Daniel Ziener, Michael Glaß, and Jürgen Teich

Quantitative SEU Fault Evaluation for SRAM-Based FPGA Architectures and Synthesis Algorithms

Naielfeng Jing, Ju-Yueh Lee, Zhe Feng, Weifeng He, Zhigang Mao, Shi-Jie Wen, Rick Wong, and Lei He

A Routing Architecture for Mapping Dataflow Graphs at Run-Time

Dirk Koch and Jim Torresen

An Easily Testable Routing Architecture and Efficient Test Technique

Kazuki Inoue, Hiroki Yoshio, Motoki Amagasaki, Masahiro Iida, and Toshinori Sueyoshi

Methods and Mechanisms for Hardware Multitasking: Executing and Synchronizing Fully Relocatable Hardware Tasks in Xilinx FPGAs

Xabier Iturbe, Khaled Benkrid, Tughrul Arslan, Raul Torrego, and Imanol Martinez
Performance Failure Prediction Using Built-In Delay Sensors in FPGAs .................................................................301
  V. Bexiga, C. Leong, J. Semião, I.C. Teixeira, J.P. Teixeira, M. Valdés,
  J. Freijedo, J.J. Rodríguez-Andina, and F. Vargas

T1.1: HPC Reconfigurable Systems
A Model for Matrix Multiplication Performance on FPGAs .................................................................305
  Colin Yu Lin, Hayden Kwok-Hay So, and Philip H.W. Leong
Exploring Gabor Filter Implementations for Visual Cortex Modeling on FPGA .................................................................311
  Yong Cheol Peter Cho, Sungmin Bae, Yongseok Jin, Kevin M. Irick,
  and Vijaykrishnan Narayanan
High Frequency Trading Acceleration Using FPGAs ........................................................................317
  Christian Leber, Benjamin Geib, and Heiner Litz

T1.2: Device Aging and Tools
Improving FPGA Reliability with Wear-Levelling ..................................................................................323
  Edward Stott and Peter Y. K. Cheung
A Low-Cost Sensor for Aging and Late Transitions Detection in Modern
FPGAs ......................................................................................329
  Abdulazim Amouri and Mehdi Tahoori
Reducing FPGA Router Run-Time through Algorithm and Architecture ........................................336
  Marcel Gort and Jason H. Anderson

T2.1: Tools and Open-Source
Fast RTL Power Estimation for FPGA Designs ..................................................................................343
  Paul Schumacher, Pradip Jha, Sudha Kuntur, Tim Burke, and Alan Frost
RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs ........................................................................349
  Christopher Lavin, Marc Padilla, Jaren Lamprecht, Philip Lundrigan,
  Brent Nelson, and Brad Hutchings
Heracles: Fully Synthesizable Parameterized MIPS-Based Multicore System ........................................356
  Michel A. Kinsy, Michael Pellauer, and Srinivas Devadas

T2.2: Filtering and Stream Processing
Separable FIR Filtering in FPGA and GPU Implementations: Energy,
Performance, and Accuracy Considerations ..................................................................................363
  Daniel Llamocca, Cesar Carranza, and Marios Pattichis
Run-Time Scalable Architecture for Deblocking Filtering in H.264/AVC-SVC
Video Codecs ..................................................................................369
  A. Otero, E. De La Torre, T. Riesgo, T. Cervero, S. López, G. Callicó,
  and R. Sarmiento
Compact Hardware Architecture for Hummingbird Cryptographic Algorithm

İsmail San and Nuray At

Ph.D. Forum

Pipelined Floating-Point Architecture for a Phase and Magnitude Detector Based on CORDIC

Pongyupinpanich Surapong and Manfred Glesner

Failure Probability and Fault Observability of SRAM-FPGA Systems

Cinzia Bernardeschi, Luca Cassano, and Andrea Domenici

FPGA-Based Acceleration of Block Matching Motion Estimation Techniques

Diego González, Guillermo Botella, Soumak Mokheerje, and Uwe Meyer-Bäse

An Optimized FPGA Implementation of the Modified Space Vector Modulation Algorithm for AC Drives Control

Bogdan Alecsa and Alexandru Onea


François Philipp and Manfred Glesner

Real-Time Evaluation of Remote Sensing Data on Board of Satellites

Kurt Schwenk, Katharina Goetz, Maria von Schoenermark, and Felix Huber

Heterogeneous Platform for Stream Based Applications on FPGAs

Jan Kloub, Tomáš Mazanec, and Antonín Heřmánek

T3.1: Search Strategies

Implementation in FPGA of Address-Based Data Sorting

Valery Sklyarov, Ioulia Skliarova, Dmitri Mihhailov, and Alexander Sudnitson

Novel and Highly Efficient Reconfigurable Implementation of Data Mining Classification Tree

Grigoris Chrysos, Panagiotis Dagritzikos, Ioannis Papaefstathiou, and Apostolos Dollas

FPGA Acceleration of the Phylogenetic Parsimony Kernel

Nikolaos Alachiotis and Alexandros Stamatakis

T3.2: Back-End Tools

Timing-Driven Routing of High Fanout Nets

Xun Chen, Jianwen Zhu, and Minxuan Zhang

Unifying Partitioning and Placement for SAT-Based Exploration of Heterogeneous Reconfigurable SoCs

Stefan Wildermann, Jürgen Teich, and Daniel Ziener
Simultaneous Constrained Pin Assignment and Escape Routing
for FPGA-PCB Codesign ................................................................. 435
Seong-I Lei and Wai-Kei Mak

**T3.3: FPGA Architecture & Interconnect**

A Radiation Hard Lut Block with Auto-Scrubbing ........................................... 441
Kashfia Haque and Paul Beckett

FPGA Interconnect Architecture Exploration Based on a Statistical Model ...................... 447
Zhen Wang, Ding Xie, and Jinmei Lai

Capacitive Boosting for FPGA Interconnection Networks ......................................... 453
Fatemeh Eslami and Mihai Sima

**Poster Session 4**

Scalable FRM-SSA SoC Design for the Simulation of Networks
with Thousands of Biochemical Reactions in Real Time ........................................ 459
Orsalia Georgia Hazapfs and Elias S. Manolakos

Synthesizing Tiled Matrix Decomposition on FPGAs ............................................. 464
Yi-Gang Tai, Kleanthis Psarris, and Chia-Tien Dan Lo

Acceleration of Multi-agent Simulation on FPGAs .............................................. 470
Lintao Cui, Jing Chen, Yu Hu, Jinjun Xiong, Zhe Feng, and Lei He

Molecular Docking on FPGA and GPU Platforms ................................................. 474
Imre Pechan and Béla Feher

Pattern Compression of FAST Corner Detection for Efficient Hardware Implementation .............................................................................. 478
Keisuke Dohi, Yuji Yorita, Yuichiro Shibata, and Kiyoshi Oguri

IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-Based FPGAs ......................... 482
Zhe Feng, Naifeng Jing, GengSheng Chen, Yu Hu, and Lei He

Resource Management for the Heterogeneous Arrays of Hardware Accelerators ...................... 486
Zdenek Pohl and Milan Tichy

A Coarse Grain Reconfigurable Processor Architecture for Stream Processing Engine ................................................................................. 490
Takefumi Miyoshi, Hideyuki Kawashima, Yuta Terada, and Tsutomu Yoshinaga

Remote FPGA Lab with Interactive Control and Visualisation Interface ....................... 496
Fearghal Morgan, Seamus Cawley, Frank Callaly, Shane Agnew,
Patrick Rocke, Martin O'Halforan, Nina Drozd, Krzysztof Kępa,
and Brian Mc Ginley
**W1.1: Cryptographic Applications**

Cryptographic Extension for Soft General-Purpose Processors with Secure Key Management .............................................................................................................. 500
   *Lubos Gaspar, Viktor Fischer, Lilian Bossuet, and Milos Drutarovsky*

Improving Security of SDDL Designs through Interleaved Placement on Xilinx FPGAs ........................................................................................................... 506
   *Rajesh Velegalati and Jens-Peter Kaps*

Compact CLEFIA Implementation on FPGAs ................................................................................................................................. 512
   *Paulo Proença and Ricardo Chaves*

**W1.2: Floorplanning and Debug**

Improved Abstractions and Turnaround Time for FPGA Design Validation and Debug ............................................................................................................. 518
   *Yousef S. Iskander, Cameron D. Patterson, and Stephen D. Craven*

Speculative Debug Insertion for FPGAs ................................................................................................................................. 524
   *Eddie Hung and Steven J. E. Wilton*

Automated Resource-Aware Floorplanning of Reconfigurable Areas in Partially-Reconfigurable FPGA Systems ........................................................................... 532
   *Cristiana Bolchini, Antonio Miele, and Chiara Sandionigi*

**W1.3: FPGA Timing and Applications**

On Timing Yield Improvement for FPGA Designs Using Architectural Symmetry .............................................................................................................. 539
   *Haile Yu, Qiang Xu, and Philip H. W. Leong*

Reconfiguring Distributed Applications in FPGA Accelerated Cluster with Wireless Networking ...................................................................................................... 545
   *Xin Yu Niu, Kuen Hung Tsai, and Wayne Luk*

Optimizing an Open-Source Processor for FPGAs: A Case Study ................................................................................................................................. 551
   *Lyonel Barthe, Luis Vitório Cargnini, Pascal Benoit, and Lionel Torres*

**Author Index** ................................................................................................................................. 557