Organizer: Jürgen Teich (Friedrich-Alexander-Universität Erlangen-Nürnberg), Samarjit Chakraborty (Technische Univ. München)

**Application and Realization of Gateways Between Conventional Automotive and IP/Ethernet-Based Networks**
Josef Nobauer, Helge Zinner, Thomas Gallner (Continental Automotive GmbH), Jochen Seitz (Technische Universität Ilmenau), Thomas Waas (Hochschule Regensburg)

**Challenges in a Future IP/Ethernet-based In-Car Network for Real-Time Applications**
Daniel Herrscher, Hyung-Taek Lim (BMW Group Research and Technology), Lars Völker (BMW Group)

**Rigorous Model-Based Design and Verification Flow for In-Vehicle Software**
S. Ramesh, Ambar Gadkari (India Science Lab., General Motors Global R&D)

**Session 3: Performance and Reliability of Flash Memory Systems**
Chair: Chang-Gun Lee (Seoul National Univ.)

**MNFTL: An Efficient Flash Translation Layer for MLC NAND Flash Memory Storage Systems**
Zhiwei Qin, Yi Wang, Duo Liu, Zili Shao (The Hong Kong Polytechnic Univ.), Yong Guan (Capital Normal Univ.)

**Plugging Versus Logging: A New Approach to Write Buffer Management for Solid-State Disks**
Li-Pin Chang, You-Chiuan Su (National Chiao Tung Univ.)

**A Version-Based Strategy for Reliability Enhancement of Flash File Systems**
Pel-Han Hsu (National Taiwan Univ.), Yuan-Hao Chang (National Taipei Univ. of Technology), Po-Chun Huang, Tei-Wei Kuo (National Taiwan Univ.), David Hung-Chang Du (Univ. of Minnesota)

**Understanding the Impact of Power Loss on Flash Memory**
Hung-Wei Tseng, Laura Grupp, Steven Swanson (Univ. of California at San Diego)

**Session 4: System-Level Power Management**
Chair: Daniel Gajski (Univ. of California, Irvine)

**Deriving a Near-Optimal Power Management Policy Using Model-Free Reinforcement Learning and Bayesian Classification**
Yanzhi Wang, Qing Xie (Univ. of Southern California), Ahmed Ammari (INSAT), Massoud Pedram (Univ. of Southern California)
Power Depot: Integrating IP-Based Power Modeling with ESL Power Analysis for Multicore SOC Designs
Chen-Wei Hsu, Jia-Lu Liao (National Tsing Hua Univ.), Shan-Chien Fang (TinnoTek Inc.), Chia-Chien Weng, Shi-Yu Huang (National Tsing Hua Univ.), Wen-Tsan Hsieh, Jen-Chieh Yeh (Industrial Technology Research Institute)

Dynamic Voltage Scaling of OLED Displays
Donghwa Shin, Younghyun Kim, Naehyuck Chang (Seoul National Univ.), Massoud Pedram (Univ. of Southern California)

Power Management of Hybrid DRAM/PRAM-Based Main Memory
Hyun Sun Park, Sungjoo Yoo, Sunggu Lee (Pohang Univ. of Science and Technology)

Session 5: Design for Manufacturability
Chair: Charles Chiang (Synopsys, Inc.)

To DFM or Not to DFM? 65
Wing Chiu Tam, Shawn Blanton (Carnegie Mellon Univ.)

Self-Aligned Double-Patterning Decomposition for Overlay Minimization and Hot Spot Detection
Hongbo Zhang, Yuelin Du, Martin D. F. Wong (Univ. of Illinois at Urbana-Champaign), Rasit Topaloglu (GLOBALFOUNDRIES, Inc.)

Miguel Miranda, Philippe Roussel, Lucas Brusamarello (IMEC), Gilson Wirth (Univ. Federal do Rio Grande do Sul)

Physical Synthesis onto a Layout Fabric with Regular Diffusion and Polysilicon Geometries
Nikolai Ryzhenko, Steven Burns (Intel Corp.)

Session 6: Thermal Management and Modeling for Integrated Circuits
Chair: Ayse Coskun (Boston Univ.)

Dimetrodon: Processor-Level Preventive Thermal Management via Idle Cycle Injection
Peter Ballis (Harvard Univ.), Vijay Janapa Reddi (Advanced Micro Devices, Inc.), Sanjay Gandhi, David Brooks, Margo Seltzer (Harvard Univ.)
Dynamic Thermal Management for Multimedia Applications Using Machine Learning
Yang Ge, Qinru Qiu (SUNY Binghamton)

Improved Post-Silicon Power Modeling Using AC Lock-In Techniques
Abdullah Nowroz (Brown Univ.), Gary Woods (Rice Univ.), Sherief Reda (Brown Univ.)

Thermal Signature: A Simple Yet Accurate Thermal Index for Floorplan Optimization
Jaeha Kung, Inhak Han (KAIST), Sachin Sapatnekar (Univ. of Minnesota), Youngsoo Shin (KAIST)

Session 8: Design and Synthesis of Biological Circuits
Chair: Douglas Densmore (Boston Univ.), Mark Horowitz (Stanford Univ.)
Organizer: Smita Krishnaswamy (Columbia Univ.), Xiling Shen (Cornell Univ.)

Joint DAC/WBDA Special Session Design and Synthesis of Biological Circuits
D. Densmore, M. Horowitz, A. Arkin, C. Voigt
S. Krishnaswamy, E. Winfree

Gene and Cellular Circuit Design
Chris Voigt (Univ. of California, San Francisco)

A Verifying Compiler for DNA Chemical Reaction Networks
Erik Winfree, Seung Woo Shin (California Institute of Technology)

Session 9: Sweet Streams, Embedded in Multicores
Chair: Luca Carloni (Columbia Univ.)

Modeling Adaptive Streaming Applications with Parameterized Polyhedral Process Networks
Jiali Teddy Zhai, Hristo Nikolov, Todor Stefanov (Leiden Univ.)

Compilation of Stream Programs onto Scratchpad Memory-Based Embedded Multicore Processors Through Retiming
Weijia Che, Karam Chatha (Arizona State Univ.)

CuMAPz: A Tool to Analyze Memory Access Patterns in CUDA
Yooseong Kim, Aviral Shrivastava (Arizona State Univ.)

SEAL: Soft Error-Aware, Low-Power Scheduling by Monte Carlo State Space Under the Influence of Stochastic Spatial and Temporal Dependencies
Nabeel Iqbal, Muhammad Adnan Siddique, Jörg Henkel (Karlsruher Institut für Technologie)
Session 10: Late Flow Optimization and Rectification
Chair: Andreas Kuehlmann (Coverity, Inc.)

Simultaneous Functional and Timing ECO
Hua-Yu Chang (National Taiwan Univ.), Iris Hui-Ru Jiang (National Chiao Tung Univ.), Yao-Wen Chang (National Taiwan Univ.)

Interpolation-Based Incremental ECO Synthesis for Multi-Error Logic Rectification
Kai-Fu Tang, Chi-An Wu, Po-Kai Huang, Chung-Yang (Ric) Huang (National Taiwan Univ.)

Optimal Multi-Domain Clock Skew Scheduling
Li Li, Yinghai Lu, Hai Zhou (Northwestern Univ.)

Resynthesis for Cost-Efficient, Circuit-Level Timing Speculation
Yuxi Liu, Feng Yuan, Qiang Xu (The Chinese Univ. of Hong Kong)

Session 11: Routing Revived
Chair: Li Zhuo (IBM Corp.)

An Exact Algorithm for the Construction of Rectilinear Steiner Minimum Trees Among Complex Obstacles
Tao Huang, Evangeline F. Y. Young (The Chinese Univ. of Hong Kong)

Gridless Pin Access in Detailed Routing
Tim Nieberg (Universität Bonn)

An Optimal Algorithm for Layer Assignment of Bus Escape Routing on PCBs
Qiang Ma (Univ. of Illinois at Urbana-Champaign), Evangeline F. Y. Young (The Chinese Univ. of Hong Kong), Martin D. F. Wong (Univ. of Illinois at Urbana-Champaign)

A Distributed Algorithm for Layout Geometry Operations
Kai-Ti Hsu (National Cheng Kung Univ.), Subarna Sinha (Synopsys, Inc.), Yu-Chuan Pi (National Cheng Kung Univ.), Charles Chiang (Synopsys, Inc.), Tsung-Yi Ho (National Cheng Kung Univ.)

Session 12: It's All in the Models...
Chair: Eric Keiter (Sandia National Laboratories)

TSV Stress-Aware, Full-Chip Mechanical Reliability Analysis and Optimization for 3-D IC
Moongon Jung (Georgia Institute of Technology), Joydeep Mitra, David Pan (Univ. of Texas, Austin), Sung Kyu Lim (Georgia Institute of Technology)

Hybrid Modeling of Non-Stationary Process Variations 194
Eva Dyer, Mehrdad Majzoobi, Farinaz Koushanfar (Rice Univ.)

Efficient SRAM Failure Rate Prediction via Gibbs Sampling 200
Changdoo Dong, Xin Li (Carnegie Mellon Univ.)

Direct Matrix Solution of Linear Complexity for Surface Integral Equation-Based Impedance Extraction of High Bandwidth Interconnects 206
Wenwen Chai, Dan Jiao (Purdue Univ.)

Session 14: Killer Apps for 3-D ICs?
Chair: Lei He (Univ. of California, Los Angeles)
Organizer: Sung Kyu Lim (Georgia Institute of Technology)

Design, CAD, and Technology Challenges for Future Processors: 3-D Perspectives 212
Jeff Burns, Gary Carpenter, Eren Kursun, Ruchir Puri, James Warnock, Michael Scheuermann (IBM Corp.)

3-D Heterogeneous System Integration: Application Driver for 3-D Technology Development 213
Eric Beyne, Pol Marchal, Geert Van Der Plas (IMEC)

3D Integration for Energy Efficient System Design 214
Shekhar Borkar (Intel Corp.)

Applications Driving 3-D Integration and Corresponding Manufacturing Challenges 220
Rasit Topaloglu (GLOBALFOUNDRIES, Inc.)

Session 15: Towards Embedded Systems We Can Trust: From Models to Gates
Chair: Nachiketh Potlapally (Intel Corp.)

Test-Case Generation for Embedded Simulink via Formal Concept Analysis 224
Nannan He, Daniel Kroening (Oxford Univ.), Philipp Ruemmer (Uppsala Univ.)

A First Step Towards Automatic Application of Power Analysis Countermeasures 230
Ali Galip Bayrak (Ecole Polytechnique Fédérale de Lausanne), Francesco Regazzoni (Univ. Catholique de Louvain), Philip Brisk (Univ. of California,
TPM-SIM: A Framework for Performance Evaluation of Trusted Platform Modules
Jared Schmitz, Jason Loew, Jesse Elwell, Dmitry Ponomarev, Nael Abu-Ghazaleh (SUNY Binghamton)

Differential Public, Physically Unclonable Functions: Architecture and Applications
Miodrag Potkonjak, Saro Meguerdichian, Ani Nahapetian, Sheng Wei (Univ. of California, Los Angeles)

Integrated Circuit Security Techniques Using Variable Supply Voltage
Sheng Wei, Miodrag Potkonjak (Univ. of California, Los Angeles)

Information Flow Isolation in I2C and USB
Jason Oberg (Univ. of California at San Diego), Wei Hu (Northwestern Polytechnical Univ.), Ali Irturk (Univ. of California at San Diego), Mohit Tiwari, Timothy Sherwood (Univ. of California, Santa Barbara), Ryan Kastner (Univ. of California at San Diego)

Session 16: Embedded Multiprocessor Software Synthesis
Chair: Peter Marwedel (Technische Univ. Dortmund), Daniel Gajski (Univ. of California, Irvine)
Organizer: Andreas Gerstlauer (Univ. of Texas, Austin), Christian Haubelt (Friedrich-Alexander-Universität Erlangen-Nürnberg)

CIRUS: A Scalable Modular Architecture for Reusable Drivers
Bratin Sana (Intel Corp.)

Programming Challenges and Solutions for Multiprocessor SOCs: An Industrial Perspective
Pierre Paulin (STMicroelectronics)

Thermal-Aware System Analysis and Software Synthesis for Embedded Multiprocessors
Lothar Thiele, Lars Schor, Hoesek Yang, Iuliana Bacivarov (Eidgenössische Technische Hochschule Zürich)

Temporal Isolation on Multiprocessing Architectures
Dai Bui, Edward Lee, Isaac Liu (Univ. of California, Berkeley), Hiren Patel (Univ. of Waterloo), Jan Reineke (Univ. of California, Berkeley)

Session 17: Wild and Crazy Ideas
Chair: Valeria Bertacco (Univ. of Michigan)

Physics-Based, Field-Theoretic Design Automation Tools for Social Networks and Web Search
Vikram Jandhyala (Univ. of Washington)

Can We Go Towards True 3-D Architectures?
Pierre-Emmanuel Gaillardron, Haykel Ben-Jamaa, Paul-Henry Morel, Jean-Philippe Noel, Fabien Clermidy (CEA-Leti), Ian O'Connor (École Centrale de Lyon)

Orchestrated Multi-Level Information Flow Analysis to Understand SOCs
Görschwin Fey (Univ. Bremen)

Dynamic Binary Translation to a Reconfigurable Target for On-the-Fly Acceleration
Phillip Kinsman, Nicola Nicolici (McMaster Univ.)

Device Aging-Based Physically Unclonable Functions
Saro Meguerdichian (Univ. of California, Los Angeles), Miodrag Potkonjak (Univ. of California, Los Angeles)

Significance-Driven Computation On Next-Generation Unreliable Platforms
Georgios Karakonstantis (Swiss Federal Institute of Technology), Nikolaos Bellas, Christos Antonopoulos, Georgios Tziatzoulis (Univ. of Thessaly), Vaibhav Gupta (Purdue Univ.), Kaushik Roy (Purdue Univ.)

Session 18: Analog and Mixed-Signal Design in an Uncertain World
Chair: Trent McConaghy (Solido Design Automation, Inc.)

MUSTARD: A Coupled, Stochastic-Deterministic, Discrete-Continuous Technique for Predicting the Impact of Random Telegraph Noise on SRAMs and DRAMs
Karthik Aadithya, Sriram Venugopalan (Univ. of California, Berkeley), Alper Demir (Koç Univ.), Jaijeet Roychowdhury (Univ. of California, Berkeley)

Fast, Non-Monte-Carlo Transient Noise Analysis for High-Precision Analog/RF Circuits by Stochastic Orthogonal Polynomials
Fang Gong (Univ. of California, Los Angeles), Hao Yu (Nanyang Technological Univ.), Lei He (Univ. of California, Los Angeles)

Automatic Stability Checking for Large, Linear Analog Integrated Circuits
Parijat Mukherjee (Texas A&M Univ.), G. Peter Fang, Rod Burt (Texas Instruments, Inc.), Peng Li (Texas A&M Univ.)
Performance Bound Analysis of Analog Circuits Considering Process Variations
Zhigang Hao (Shanghai Jiao Tong Univ.), Sheldon X.-D. Tan, Ruijing Shen (Univ. of California, Riverside), Guoyong Shi (Shanghai Jiao Tong Univ.)

Rethinking Memory Redundancy: Optimal Bit Cell Repair for Maximum-Information Storage
Xin Li (Carnegie Mellon Univ.)

Programmable Analog Device Array (PANDA): A Platform for Transistor-Level Analog Reconfigurability
Rui Zheng, Jounghyuk Suh, Cheng Xu (Arizona State Univ.), Nagib Hakim (Intel Corp.), Bertan Bakkaloglu, Yu Cao (Arizona State Univ.)

Session 20: Scaling and Security: Does More Transistors Mean More Security?
Chair: Ken Mai (Carnegie Mellon Univ.)
Organizer: Soha Hassoun (Tufts Univ.)

Complexity and the Challenges of Securing SOCs
Paul Kocher (Cryptography Research, Inc.)

High Performance Energy-Efficient Encryption in the sub-45nm CMOS Era
Ram Krishnamurthy, Sanu Mathew, Farhana Sheikh (Intel Corp.)

The State-of-the-Art in IC Reverse Engineering
Randy Torrance, Dick James (Chipworks Inc.)

Session 21: Need for Speed: System-Level Analysis and Design
Chair: Luciano Lavagno (Politecnico di Torino)

A High-Parallelism Distributed Scheduling Mechanism for Multicore Instruction-Set Simulation
Meng-Huan Wu, Peng-Chih Wang, Cheng-Yang Fu, Ren-Song Tsay (National Tsing Hua Univ.)

Simulation Environment Configuration for Parallel Simulation of Multicore Embedded Systems
Dukyoung Yun, Jinwoo Kim (Seoul National Univ.), Sungchan Kim (Chonbuk National Univ.), Soonhoi Ha (Seoul National Univ.)

Transaction-Level Statistical Analysis for Efficient Microarchitectural Power and Performance Studies
Eman Copty, Gila Kamhi, Sasha Novakovsky (Intel Corp.)
Extracting Behavior and Dynamically-Generated Hierarchy from SystemC Models
Harry Broeders, René van Leuken (Delft Univ. of Technology)

Throughput Maximization for Periodic Real-Time Systems Under the Maximal Temperature Constraint
Huang Huang, Gang Quan, Jeffrey Fan (Florida International Univ.), Meikang Qiu (Univ. of Kentucky)

Performance Optimization of Error Detection Based on Speculative Reconfiguration
Adrian Alin Lifa, Petru Eles, Zebo Peng (Linköping Univ.)

Session 22: Trends in System-Level Design Space Exploration and Optimization
Chair: Lothar Thiele (Eidgenössische Technische Hochschule Zürich)

On the Quantification of Sustainability and Extensibility of FlexRay Schedules
Reinhard Schneider, Dip Goswami, Samarjit Chakraborty (Technische Univ. München), Unmesh Bordoloi, Petru Eles, Zebo Peng (Linköping Univ.)

Generalized Reliability-Oriented Energy Management for Real-Time Embedded Applications
Baoxian Zhao, Hakan Aydin (George Mason Univ.), Dakai Zhu (Univ. of Texas, San Antonio)

Customer-Aware Task Allocation and Scheduling for Multi-Mode MPSOCs
Lin Huang, Rong Ye, Qiang Xu (The Chinese Univ. of Hong Kong)

Symbolic System Synthesis in the Presence of Stringent Real-Time Constraints
Felix Reimann (Friedrich-Alexander-Universität Erlangen-Nürnberg), Martin Lukasiewycz (Technische Univ. München), Michael Glaß, Christian Haubelt, Juergen Teich (Friedrich-Alexander-Universität Erlangen-Nürnberg)

Supervised Design Space Exploration by Compositional Approximation of Pareto Sets
Hung-Yi Liu (Columbia Univ.), Ilias Diakonikolas (Univ. of California, Berkeley), Michele Petracca, Luca Carloni (Columbia Univ.)
Power-Aware Variable Partitioning for DSPs with Hybrid PRAM and DRAM

Main Memory

Tiantian Liu, Yingchao Zhao, Chun Jason Xue, Minming Li (City Univ. of Hong Kong)

Session 23: Validation and Test: the Yin and Yang

Chair: Shobha Vasudevan (Univ. of Illinois at Urbana-Champaign)

TAB-BackSpace: Unlimited-Length Trace Buffers with Zero Additional On-Chip Overhead

Flavio de Paula (Univ. of British Columbia), Amir Nahir, Ziv Nevo, Avigall Orl (IBM Corp.), Alan Hu (Univ. of British Columbia)

Testability Driven Statistical Path Selection

Jaeyong Chung (Univ. of Texas, Austin), Jinjun Xiong, Vladimir Zolotov (IBM Corp.), Jacob Abraham (Univ. of Texas, Austin)

Diagnosing Scan Clock Delay Faults Through Statistical Timing Pruning

Mingjing Chen, Alex Orailoglu (Univ. of California at San Diego)

Diagnosis of Transition Fault Clusters

Irith Pomeranz (Purdue Univ.)

Session 24: Leakage Power Optimization

Chair: David Garrett (Broadcom Corp.)

Leakage-Aware Redundancy for Reliable Subthreshold Memories

Seokjoong Kim, Matthew Guthaus (Univ. of California, Santa Cruz)

A 40nm Inverse Narrow-Width, Effect-Aware Subthreshold Standard Cell Library

Jun Zhou (Institute of Microelectronics), Senthil Jayapal (Intel Corp.), Ben Busze, Li Huang, Jan Stuyt (Holst Centre)

Layout-Aware, Line-Edge Roughness Modeling and Poly-Optimization for Leakage Minimization

Yongchan Ban, Jae-Seok Yang (Univ. of Texas, Austin)

Post Sign-Off Leakage Power Optimization

Hamed Abrishami (Univ. of Southern California), Jinan Lou (Google, Inc.), Jeff Qin, Juergen Froessl (Synopsys, Inc.), Massoud Pedram (Univ. of Southern California)

Session 26: Design and Technology at 14nm Node: Myths and Realities
Chair: Geoffrey Yeap (Qualcomm, Inc.)
Organizer: Ruchir Puri (IBM Corp.), David Pan (Univ. of Texas, Austin)

Lithography at 14nm and Beyond: Choices and Challenges
Vivek Singh (Intel Corp.)

New Sub-20nm Transistors - Why and How
Chenming Hu (Univ. of California, Berkeley)

Circuit Design Challenges at the 14nm Technology Node
James Warnock (IBM Corp.)

Session 27: Punctual Software: It's About Time
Chair: Sami Yehia (Thales Group)

Cool Shapers: Shaping Real-Time Tasks for Improved Thermal Guarantees
Pratyush Kumar, Lothar Thiele (Eidgenössische Technische Hochschule Zürich)

ChronOS Linux: A Best-Effort, Real-Time Multiprocessor Linux Kernel
Matthew Dellinger, Ptyush Garyali, Binoy Ravindran (Virginia Polytechnic Institute and State Univ.)

Efficient WCRT Analysis of Synchronous Programs Using Reachability
Matthew Kuo, Roopak Sinha, Partha Roop (The Univ. of Auckland)

Fast and Accurate Source-Level Simulation of Software Timing Considering Complex Code Optimizations
Stefan Stattelmann, Oliver Bringmann (Forschungszentrum Informatik), Wolfgang Rosenstiel (Univ. Tübingen)

Session 28: System Verification: Is Formal the New Normal?
Chair: Naren Narasimhan (Intel Corp.)

Abstraction-Based Performance Analysis of NoCs
Daniel Holcomb, Bryan Brady, Sanjit Seshia (Univ. of California, Berkeley)

Global Convergence Analysis of Mixed-Signal Systems
Sangho Youn, Jaeha Kim (Seoul National Univ.), Mark Horowitz (Stanford Univ.)

Litmus Tests for Comparing Memory Consistency Models: How Long Do They Need to Be?
Sela Mador-Haim, Rajeev Alur, Milo M.K. Martin (Univ. of Pennsylvania)
Formal Hardware/Software Co-Verification by Interval Property Checking with Abstraction
Minh D. Nguyen, Markus Wedler, Dominik Stoffel, Wolfgang Kunz (Technische Universität Kaiserslautern)

Session 29: Clocks and Circuits
Chair: Bill Swartz (Timberwolf Systems, Inc.)

Distributed Resonant Clock Grid Synthesis (ROCKS)
Xuchu Hu, Matthew Guthaus (Univ. of California, Santa Cruz)

WaveMin: A Fine-Grained Clock Buffer Polarity Assignment Combined with Buffer Sizing
Deokjin Joo, Taewhan Kim (Seoul National Univ.)

Common-Centroid Capacitor Placement Considering Systematic and Random Mismatches in Analog Integrated Circuits
Cheng-Wu Lin, Jai-Ming Lin, Yen-Chih Chiu, Chun-Po Huang, Soon-Jyh Chang (National Cheng Kung Univ.)

Characterizing Within-Die and Die-to-Die Delay Variations Introduced by Process Variations and SOI History Effect
Jim Aarestad, Charles Lamech, Jim Plusqueilic (Univ. of New Mexico), Dhruva Acharyya (Verigy Ltd.), Kanak Agarwal (IBM Corp.)

Session 30: Model Reduction and Accelerated Extraction
Chair: Ibrahim Elfadel (IBM Corp.)

A Stabilized Discrete Empirical Interpolation Method for Model Reduction of Electrical, Thermal, and Microelectromechanical Systems
Amit Hochman (Massachusetts Institute of Technology), Bradley Bond (Sandia National Laboratories), Jacob White (Massachusetts Institute of Technology)

A Novel Framework for Passive Macromodeling
Zuochang Ye, Yang Li, Mingzhi Gao, Zhiping Yu (Tsinghua Univ.)

A Highly Scalable Parallel Boundary Element Method for Capacitance Extraction
Yu-Chung Hsiao, Luca Daniel (Massachusetts Institute of Technology)

Fast Multipole Method on GPU: Tackling 3-D Capacitance Extraction on Massively Parallel SIMD Platforms
Xueqian Zhao, Zhuo Feng (Michigan Technological Univ.)
Session 32: Pre-Silicon Verification Methods for Post-Silicon Validation

Chair: Andreas Veneris (Univ. of Toronto)
Organizer: Tim Cheng (Univ. of California, Santa Barbara)

Transaction Based Pre-to-Post Silicon Validation

Eli Singerman, Yael Abarbanel, Sean Baartmans (Intel Corp.)