2009 IEEE Computer Society
Annual Symposium on VLSI

(ISVLSI)

Tampa, Florida, USA
13 – 15 May 2009
2009 IEEE Computer Society Annual Symposium on VLSI

ISVLSI 2009

Table of Contents

Conference Information

---

Session 1A: Advanced Mixed Signal Design

Overview of the Scalable Communications Core: A Reconfigurable Wireless Baseband in 65nm CMOS ........................................... 1

Anthony Chun, Kyle McCanta, Edgar Borrayo Sandoval, and Kapil Gulati

Reduction of Current Mismatch in PLL Charge Pump ........................................... 7

H. Md. Shuaeb Fazeel, Leneesh Raghavan, Chandrasekaran Srinivasaraman, and Manish Jain

Low Phase-Noise and Wide Tuning-Range CMOS Differential VCO for Frequency ΔΣ Modulator ........................................... 13

Tuan Vu Cao, Dag T. Wisland, Tor Sverre Lande, and Farshad Moradi

Session 1B: Novel System Design Trends with Emerging Technologies

A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip ........................................... 19

Huaxi Gu, Kwai Hung Mo, Jiang Xu, and Wei Zhang

High Performance Non-blocking Switch Design in 3D Die-Stacking Technology ........................................... 25

Dean L. Lewis, Sudhakar Yalamanchili, and Hsien-Hsin S. Lee

Leakage Power and Side Channel Security of Nanoscale Cryptosystem-on-Chip (CoC) ........................................... 31

Amir Khatib Zadeh and Catherine Gebotys

Session 2A: Physical Design

Context-aware Post Routing Redundant Via Insertion ........................................... 37

Po-Heng Chu, Rung-Bin Lin, Da-Wei Hsu, Yu-Hsing Chen, and Wei-Chih Tseng

Efficient Rerouting Algorithms for Congestion Mitigation ........................................... 43

M.A.R. Chaudhry, Z. Asad, A. Sprintson, and J. Hu
A Non-Uniform Grid Based Ground Plane Model for High Performance
Nodes: The Impact of Heterogeneous Cores on Ground Voltage Gradient
Venkateswaran Nagarajan, Ravindhiran Mukundrajan, Mrigank Sharma,
and Badrinarayanan Ravi

Session 2B: Reconfigurable Systems
On-the-Fly Evaluation of FPGA-Based True Random Number Generator
Renaud Santoro, Olivier Sentieys, and Sébastien Roy
Lifetime Reliability Aware Design Flow Techniques for Dual-Vdd Based
Platform FPGAs
Prasanth Mangalagiri and Vijaykrishnan Narayanan
A Self-Reconfigurable Platform for Scalable DCT Computation Using
Compressed Partial Bitstreams and BlockRAM Prefetching
Jian Huang and Jooheung Lee

Poster Session
High-Speed Low-Current Duobinary Signaling Over Active Terminated
Chip-to-Chip Interconnect
Vijaya Sankara Rao Pasupureddi, Pradip Mandal, and Sunil Sachdev
Modern Floorplanning with Boundary Clustering Constraint
Li Li, Yuchun Ma, Ning Xu, Yu Wang, and Xianlong Hong
An Efficient Hardware Architecture for Multimedia Encryption
and Authentication Using the Discrete Wavelet Transform
Amit Pande and Joseph Zambreno
A New Placement Algorithm for Reduction of Soft Errors in Macrocell Based
Design of Nanometer Circuits
Koustav Bhattacharya and Nagarajan Ranganathan
Maximally Redundant High-Radix Signed-Digit Adder: New Algorithm
and Implementation
Somayeh Timarchi, Keivan Navi, and Omid Kavehei
Transition Inversion Based Low Power Data Coding Scheme for Synchronous
Serial Communication
Abinesh R., Bharghava R., and M.B. Srinivas
On-line MPSoC Scheduling Considering Power Gating Induced
Power/Ground Noise
Yan Xu, Weichen Liu, Yu Wang, Jiang Xu, Xiaoming Chen, and Huazhong Yang
Hardware Design of the H.264/AVC Variable Block Size Motion Estimation
for Real-Time 1080HD Video Encoding
Roger Porto, Luciano Agostini, and Sergio Bampi
Dual-Sum Single-Carry Self-Timed Adder Designs
P. Balasubramanian and D.A. Edwards
Session 3A: VLSI Design Issues

Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations

Jins D. Alexander and Vishwani D. Agrawal

Comparative Analysis of Timing Yield Improvement under Process Variations of Flip-Flops Circuits

Hassan Mostafa, Mohab Anis, and Mohamed Elmasry

Testing Circuit-Partitioned 3D IC Designs

Dean L. Lewis and Hsien-Hsin S. Lee

Session 3B: Embedded System Design

Dynamic Reconfiguration of Two-Level Caches in Soft Real-Time Embedded Systems

Weixun Wang and Prabhat Mishra

Scheduling for an Embedded Architecture with a Flexible Datapath

Thomas Schilling, Magnus Sjölander, and Per Larsson-Edefors

Mapping Data and Code into Scratchpads from Relocatable Binaries

Alexandre K.I. Mendonca, Daniel P. Volpato, José Luis Güntzel, and Luiz C.V. Santos

Session 4A: Compression, IP Protection, and Verification

Lossless Compression Using Efficient Encoding of Bitmasks

Chetan Murthy and Prabhat Mishra

Secure Leakage-Proof Public Verification of IP Marks in VLSI Physical Design

Debasri Saha and Susmita Sur-Kolay

Synchronization-Based Abstraction Refinement for Modular Verification of Asynchronous Designs

Hao Zheng, Haqiong Yao, and Tomohiro Yoneda

Session 4B: Architecture-Level Design Solutions

An Analytical Model to Study Optimal Area Breakdown between Cores and Caches in a Chip Multiprocessor

Taechoel Oh, Hyunjin Lee, Kiyeon Lee, and Sangyeun Cho

Inducing Thermal-Awareness in Multicore Systems Using Networks-on-Chip

David Atienza and Emilio Martinez

A Novel Low Area Overhead Body Bias FPGA Architecture for Low Power Applications

Sungmin Bae, Ramakrishnan Krishnan, and Vijaykrishnan Narayanan
Session 5A: Advanced High-Performance Design Techniques

High Speed Parallel Architecture for Cyclic Convolution Based on FNT .................................................. 199
  Jian Zhang and Shuguo Li

A High-Speed GCD Chip: A Case Study in Asynchronous Design .............................................................. 205
  Gennette Gill, John Hansen, Ankur Agiwal, Leandra Vicci, and Montek Singh

A High Performance Unified BCD and Binary Adder/Subtractor ................................................................. 211
  Anshul Singh, Aman Gupta, Sreehari Veeramachaneni, and M.B. Srinivas

Session 5B: Emerging Devices for Memory Design and Nanocomputing

Thermal-Assisted Spin Transfer Torque Memory (STT-RAM) Cell Design
  Hai Li, Haiwen Xi, Yiran Chen, John Stricklin, Xiaobin Wang, and Tong Zhang ........................................... 217

The Ternary Quantum-dot Cellular Automata Memorizing Cell ................................................................. 223
  Primoz Pecar, Miha Janez, Nikolaj Zimic, Miha Mraz, and Iztok Lebar Bajec

Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate .................................. 229
  Himanshu Thapliyal and Nagarajan Ranganathan

Poster Session

NoC Power Optimization Using a Reconfigurable Router ................................................................................. 235
  Caroline Concatto, Debora Matos, Luigi Carro, Fernanda Kastensmidt, Alamiro Susin, and Marcio Kreutz

Synthesis Oriented Scheduling of Multiparty Rendezvous in Transaction Level Models ............................... 241
  Vyas Venkataraman, Di Wang, Atabak Mahram, Wei Qin, Mrinal Bose, and Jayanta Bhadra

Power-Efficient Body-Coupled Self-Cascode LC Oscillator for Low-Power Injection-Locked Transmitter Applications ................................................................. 247
  Mohammad Rafiqul Haider and Syed Kamrul Islam

Energy-Efficient Encoding for High-Performance Buses with Staggered Repeaters .................................... 252
  Sharath Jayaprakash and Nikar R. Mahapatra

All Digital Duty Cycle Correction Circuit in 90nm Based on Mutex ............................................................. 258
  Swathi Ramasahayam and M.B. Srinivas

A Process Variation Tolerant Self-Compensating Sense Amplifier Design .................................................. 263
  Aarti Choudhary and Sandip Kundu

An 8-bit 1.8 V 500 MSPS CMOS Segmented Current Steering DAC .......................................................... 268
  Santanu Sarkar and Swapna Banerjee

Floorplan Driven High Level Synthesis for Crosstalk Noise Minimization in Macro-cell Based Designs ................................. 274
  Hariharan Sankaran and Srinivas Katkoori
Low Cost and Memoryless CAVL Architecture for H.264/AVC Decoder ......................................................280

*Thaisa Leal da Silva, João Alberto Vortmann, Luciano Volcan Agostini,*

*Altamiro Amadeu Susin, and Sergio Bampi*

**Session 6B: Design for Reliability**

TEPS: Transient Error Protection Utilizing Sub-word Parallelism .................................................................286

*Seokin Hong and Soontae Kim*

A Low Cost Low Power Quaternary LUT Cell for Fault Tolerant Applications in Future Technologies .................................................................292

*Eduardo Luis Rhod and Luigi Carro*

Variation Aware Routing for Three-Dimensional FPGAs .................................................................................298

*Chen Dong, Scott Chilstedt, and Deming Chen*

Increasing the Sensitivity of On-Chip Digital Thermal Sensors with Pre-Filtering ........................................304

*Zhimin Chen, Raghunandan Nagesh, Anand Reddy, and Patrick Schaumont*

**Author Index**