Table of Contents

Intro.

Welcome Message
Organizing Committee
Program Committee
External Reviewers
Keynote Presentations

Session 1.1. Architecture Innovation for High Performance

Session Chair. Jarmo Takala, Tampere Univ. of Technology

Out-of-Order Retirement of Instructions in Sequentially Consistent Multiprocessors .................................................. 1
  Rafael Ubal, Julio Sahuquillo, Salvador Petit, Pedro Lopez, David Kadi

Efficient MIMD Architectures for High-Performance Ray Tracing ........ 9
  Daniel Kopta, Josef Spjut, Erik Brunvand, Al Davis

A Study on Performance Benefits of Core Morphing in an Asymmetric Multicore Processor ............................................. 17
  Anup Das, Rance Rodrigues, Israel Koren, Sandip Kundu

Session 1.2. Synchronous Circuits and Interfaces

Lowering the Latency of Interfaces for Rationally-Related Frequencies .... 23
  Jean-Michel Chabloz, Ahmed Hemani

High Throughput, Low Set-up Time, Reconfigurable Linear Feedback Shift Registers .......................................................... 31
  Rick Nas, Kees van Berkel

Robust and Energy-Efficient DSP Systems via Output Probability Processing 38
  Rami Abdallah, Naresh Shanbhag

Session 1.3. Simulation, Optimization and Scheduling

Session Chair. Andy Pimentel, University of Amsterdam
Optimization of Back Pressure and Throughput for Latency Insensitive Systems .......................................................... 45
Bin Xue, Sandeep Shukla

QoS Scheduling for NoCs: Strict Priority Queueing versus Weighted Round Robin ............................................................ 52
Yue Qian, Zhonghai Lu, Qiang Dou

A Flexible Simulation Methodology and Tool for Nanoarray-based Architectures ............................................................. 60
Stefano Frache, Mariagrazia Graziano, Maurizio Zamboni

Elaboration-time Synthesis of High-level Language Constructs in SystemC-based Microarchitectural Simulators .................. 68
Zhuo Ruan, Kurtis Cahill, David Penry

Session 2.1. High Performance Cache Architecture

Session Chair. Mohamed Zahran, New York University

Improving Cache Performance by Combining Cost-Sensitivity and Locality Principles in Cache Replacement Algorithms .................. 76
Rami Sheikh, Mazen Kharbutli

HELIA: Heterogeneous Interconnect for Low Resolution Cache Access in Snoop-based Chip Multiprocessors ...................... 84
Amirali Baniasadi, Ali Shafiee, Narges Shahidi

A Tag-Based Cache Replacement .......................................................... 92
Chuanjun Zhang, Bing Xue

A Voting-Based Working Set Assessment Scheme for Dynamic Cache Resizing Mechanisms .............................................. 98
Masayuki Sato, Ryuusuke Egawa, Hiroyuki Takizawa, Hirouki Kobayashi

Insertion Policy Selection Using Decision Tree Analysis ................ 106
Samira Khan, Daniel Jimenez

Session 2.2. Energy/Area efficient Circuit Design in Conventional and Emerging Technologies

Minimizing Total Area of Low-Voltage SRAM Arrays through Joint Optimization of Cell Size, Redundancy, and ECC ............. 112
Nam Sung Kim, Shi-Ting Zhou, Suneeet Katariya, Hamid Ghasemi, Stark Draper

Thermal-Aware Scratchpad Memory Design and Allocation ............ 118
Morteza Damavandpeyma, Sander Stuijk, Twan Bosten, Marc Geilen, Henk Corporaal
Spintronic Logic Gates for Spintronic Data Using Magnetic Tunnel Junctions

Shruti Patil, Andrew Lyle, Jonathan Harms, David Lilja, Jian-Ping Wang

On Mismatch Number Distribution of Nanocrossbar Logic Mapping

Yehua Su, Wenjing Rao

Sub-Threshold Charge Recovery Circuits

Mehrdad Khatir, Hassan Ghasemzadeh Mohammadi, Alireza Ejlali

Data Rate Maximization by Adaptive Thresholding RF Power Management under Renewable Energy

Weiguo Tang, Lei Wang

Practical Completion Detection for 2-of-N Delay-Insensitive Codes

Marco Cannizzaro, Weiwei Jiang, Steven Novick

Session 2.3. Real-Time and Embedded Systems

Rate-Monotonic Scheduling for Reducing System-Wide Energy Consumption for Hard Real-time Systems

Linwei Niu

Design and Implementation of A Special Purpose Embedded System for Neural Machine Interface

Xiaorong Zhang, He Huang, Qing Yang

A Control-Theoretic Energy Management for Fault-Tolerant Hard Real-Time Systems

Ali Sharf-Ahmadian, Mahdieh Hosscingholi, Alireza Ejlali

RTOS-Aware Modeling of Embedded Hardware/Software Systems

Matthias Mueller, Joachim Gerlach, Wolfgang Rosenstiel

Adaptive TDMA bus Allocation and Elastic Scheduling: a unified approach for enhancing robustness in multi-core RT systems

Paolo Burgio, Martino Ruggiero, Francesco Esposito, Mauro Marinoni, Giorgio Buttazzo, Luca Benini

Session 3.1. Advances in Physical Design and Synthesis

Session Chair. Deming Chen, UIUC

The Fidelity Property of the Elmore Delay Model in Actual Comparison of Routing Algorithms

Glaucio Santos, Tiago Reimann, Ricardo Reis, Marcelo Johann

Routability-Driven Flip-Flop Merging Process for Clock Power Reduction

Zhi-Wei Chen, Jin-Tai Yan
Skew-Aware Capacitive Load Balancing for Low-Power Zero Clock Skew
Rotary Oscillatory Array .................................................. 209
Vinayak Honkote, Baris Taskin

Incremental Gate Sizing for Late Process Changes ....................... 215
John Lee, Puneet Gupta

Microarchitecture Aware Gate Sizing: A Framework for Circuit-Architecture Co-Optimization .................................................. 222
Sanghamitra Roy, Koushik Chakraborty

Boolean Factoring with Multi-Objective Goals .......................... 229
Mayler Martins, Leomar Rosa Jr., Anders Rasmussen, Renato Ribas, Andre Inacio Reis

Session 3.2. Circuits for Arithmetic, Cryptography and Signal Processing

A Simple Pipelined Logarithmic Multiplier ................................ 235
Patricio Bulic, Zdenka Babic, Aleksej Avramovic

A Radix-10 Digit Recurrence Division Unit with a Constant Digit Selection Function ...................................................... 241
Malte Baesler, Sven-Ole Voigt, Thomas Teufel

A Unified Addition Structure for Moduli Set 2n-1, 2n,2n+1 Based on a Novel RNS Representation ........................................ 247
Somayeh Timarchi, Mahmood Fazlali, Sorin Cotofana

Pulse Latch Based FSRs for Low-Overhead Hardware Implementation of Cryptographic Algorithms .......................... 253
Shohreh Sharif Mansouri, Elena Dubrova

VEDA: Variation-aware Energy-efficient Discrete wavelet transform Architecture ......................................................... 260
Vaibhav Gupta, Georgios Karakonstantis, Debabrata Mohapatra, Kaushik Roy

Combined Optimal and Heuristic Approaches for Multiple Constant Multiplication ............................................. 266
Jason Thong, Nicola Nicolici

Session 3.3. Multiprocessor Systems

Threads vs. Caches: Modeling the Behavior of Parallel Workloads ........ 274
Zvika Guz, Oved Itzhak, Idit Keidar, Avinoam Kolodny, Avi Mendelson, Uri C. Weiser
Predicting the Throughput of Multiprocessor Applications under Dynamic Workload ................................................................. 282

   Peter Poplavko, Marc Geilen, Twan Basten

M5 Based EDGE Architecture Modeling ............................................. 289

   Pengfei Gou, Qingbo Li, Qi Zheng, Yinghan Jin, Bing Yang, Jinxiang Wang, Mingyan Yu

A Lightweight Run-time Scheduler for Multitasking Multicore Stream Applications ................................................................. 297

   Michael Baker, Karam S. Chatha

Scenario-Based Design Space Exploration of MPSoCs ..................... 305

   Peter van Stralen, Andy D. Pimentel

ICCD 2010 Best Papers Session.

Session Chairs. Sofiene Tahar (Concordia University), Lars Svensson (Chalmers University)

Toward Reliable SRAM-based Device Identification ....................... 313

   Joonsoo Kim, Joonsoo Lee, Jacob A. Abraham

DSS: Applying Asynchronous Techniques to Architectures Exploiting ILP at Compile Time ......................................................... 321

   Wei Shi, Zhiying Wang, Hongguang Ren, Ting Cao, Wei Chen, Bo Su, Hongyi Lu

Using Variable Clocking to Reduce Leakage in Synchronous Circuits ... 328

   Navid Toosizadeh, Safwat G. Zaky, Jianwen Zhu

Efficient Provably Good OPC Modeling and Its Applications to Interconnect Optimization ................................................................. 336

   Shih-Lun Huang, Chung-Wei Lin, Yao-Wen Chang

Lizard: Energy-efficient Hard Fault Detection, Diagnosis and Isolation in the ALU ................................................................. 342

   Seokin Hong, Soontae Kim

Session 5.1. Architecture Innovation for System Robustness and Performance

Session Chair. Sung Woo Chung, Korea University

Feasibility Study of Dynamic Trusted Platform Module .................. 350

   Arun K. Kanuparthi, Mohamed Zahran, Ramesh Karri
Optimal Power/Performance Pipelining for Error Resilient Processors .... 356
Nicolas Zea, John Sartori, Ben Ahrens, Rakesh Kumar

Implicit Hints: Embedding Hint Bits in Programs without ISA Changes... 364
Hans Vandierendonck, Koen De Bosschere

Countering code injection attacks with TLB and I/O monitoring .......... 370
Dongkyun Ahn, Gyungho Lee

Session 5.2. Modeling and Optimization for Test Development

Session Chair. Klaus Schneider, University of Kaiserslautern

Energy-Optimal On-Line Self-Test of Microprocessors in WSN Nodes .... 376
Andreas Merentitis, Antonis Paschalis, Dimitris Gizopoulos, Nektarios Kranitis

Temperature-to-Power Mapping ................................................. 384
Zhenyu Qi, Brett Meyer, Wei Huang, Robert Ribando, Kevin Skadron, Mircea Stan

Delay Test Quality Maximization through Process-aware Selection of Test Set Size ................................................................. 390
Baris Arslan, Alex Orailoglu

Crosstalk Modeling to Predict Channel Delay in Network-on-Chips .... 396
Ahmad Patooghy, Seyed Ghassem Miremdai, Mansour Shafaei

Generation of I/O Sequences for a High-level Design from Those in Post-Silicon for Efficient Post-Silicon Debugging ....................... 402
Yeonbok Lee, Takeshi Matsumoto, Masahiro Fujita

Session 5.3. Energy and Performance Optimization

An Energy Model for Graphics Processing Units ................................. 409
Jeff Pool, Anselmo Lastra, Montek Singh

LMS-based Low-Complexity Game Workload Prediction for DVFS .......... 417
Benedikt Dietrich, Swaroop Nurna, Dip Goswami, Samarjit Chakraborty, Matthias Gries

Exploiting SIMD Extensions for Linear Image Processing with OpenCL ... 425
Samuel Antao, Leonel Sousa

A Co-Processor Approach for Accelerating Data-Structure Intensive Algorithms ................................................................. 431
Jason Loew, Jesse Elwell, Dmitry Ponomarev, Patrick Madden

Session 6.1. Networks-on-Chip
Session Chair. Ben Juurlink, Technical Univ. of Berlin

SWIFT: A SWing-reduced Interconnect For a Token-based Network-on-Chip in 90nm CMOS ................................. 439
  Tushar Krishna, Jacob Postman, Christopher Edmonds, Li-Shiuan Peh, Patrick Chiang

A Fine-Grained Link-Level Fault-Tolerant Mechanism for Networks-on-Chip 447
  Arseniy Vitkovskiy, Vassos Soteriou, Chrysostomos Nicopoulos

Bandwidth Optimization in Asynchronous NoCs by Customizing Link Wire Length ................................................. 455
  Junbok You, Daniel Gebhardt, Kenneth Stevens

A High Performance Router With Dynamic Buffer Allocation For On-Chip Interconnect Networks ......................... 462
  Qi Shubo, Zhang Minxuan, Li Jinwen, Zhao Tianle, Zhang Chengyi, Li Shaoqing

Session 6.2. Verification and Design for Test with Reduced Overhead

Session Chair. Alex Orailogiu, UC San Diego

DDPSL: an Easy Way of Defining Properties ................................. 468
  Luigi Di Guglielmo, Franco Fummi, Graziano Pravadelli, Nicola Orlandi

DfT Optimization for Pre-Bond Testing of 3D-SICs containing TSVs ..... 474
  Jia Li, Dong Xiang

Efficient Test Response Compaction for Robust BIST using Parity Sequences 480
  Thomas Indlekofer, Michael Schnittger, Sybille Hellebrand

EQUIPE: Parallel Equivalence Checking with GP-GPUs ..................... 486
  Debapiro Chatterjee, Valeria Bertacco

Session 7.1. Energy Efficient Architecture

Session Chair. Andrei Terechko, Vector Fabrics

Identifying Optimal Generic Processors for Biomedical Implants ........... 494
  Christos Strydis, Dhara Dave

Exploiting Application-dependent Ambient Temperature for Accurate Architectural Simulation .............................. 502
  Hyung Beom Jang, Jinhang Choi, Ikroh Yoon, Sung-Soo Lim, Seung-won Shin, Nachyuck Chang, Sung Woo Chung
Session Chair. Baris Taskin, Drexel University

Package-Aware Scheduling of Embedded Workloads for Temperature and Energy Management on Heterogeneous MPSoCs 521
  Shervin Sharifi, Tajana Rosing

Towards cool and reliable digital systems: RT level CED techniques with runtime adaptability 528
  Yu Liu, Kaijie Wu

IP Characterization Methodology for Fast and Accurate Power Consumption Estimation at Transactional Level Model 534
  Michel Rogers-Vallee, Marc-Andre Cantin, Guy Bois, Laurent Moss

Enhancing Dual-Vt Design with Consideration of On-Chip Temperature Variation 542
  Junjun Gu, Lin Yuan, Gang Qu

BDD-Based Circuit Restructuring for Reducing Dynamic Power 548
  Quang Dinh, Deming Chen, Martin Wong

Author Index 555