ASMC 2010 - Table of Contents

These technical proceedings contain copyrighted manuscripts from the 2010 21st Annual IEEE/SEMI Advanced Semiconductor Manufacturing Conference (ASMC). Every effort has been made to ensure accuracy. However, IEEE and SEMI cannot be held responsible for errors or omissions. The listings and contents of these proceedings are proprietary and cannot be reproduced in part or in whole without the express written consent of IEEE, SEMI and the author(s).

Session 1 – Wafer Processing and Manufacturing

1.1 32nm Yield Learning Using Efficient Parallel-Test Structures.................................1
Muthu Karthikeyan, Louis Medina, Ernesto Shilling, and David Kiesling, IBM
Systems and Technology Group

1.2 Advanced 3D Metrology Atomic Force Microscope.............................................7
Yueming Hua, Cynthia Coggins, Sung Park, Park Systems, Inc.

1.3 Automated Semiconductor Equipment Modeling and Model Parameter
Estimation Using MES Data..................................................................................11
Robert Kohn, Oliver Rose, Dresden University of Technology; Sebastian Werner,
Infineon Dresden Technologies

1.4 Structural and Dielectric Characterizations of Atomic Layer Deposited
HfO2 and TiO2 as Promising Gate Oxides............................................................17
Qian Tao, Gregory Jursich, Christos Takoudis, University of Illinois at Chicago

1.5 Decision Support System for Inventory Management by TOC Pull Policy...........23
Kun-Tung Hung, Edwin D. Liou, Chia-Pin Wen, Hsin-Feng Tsai, Chi-Sheng Shi,
TSMC; Yung-Chia Chang, Yi-Chieh Lei, Yan-Jyun Lee, National Chiao Tung
University

1.6 A Die-Based Defect-Limited Yield Methodology for Line Control....................27
Stuart L. Riley, Value Added Software Solutions

1.7 Study on Metrology of ERU Tuning in TCP Reactor Using PVx2 Sensor
Wafer..................................................................................................................34
A.P. Milenin, J.F. de Marneffe, H. Struyf, W. Boullart, IMEC; Paul Arleo,
KLA-Tencor

1.8 EtherCAT enabled Advanced Control Architecture..............................................39
Martin Rostan, Joseph E. Stubbs, EtherCAT Technology Group; Dmitry A. Dzilno,
Applied Materials
1.9 Failure Rate Estimation of Each Process Layer using Critical Area Analysis and Failing Bit Analysis
Chizu Matsumoto, Yuichi Hamamura, Takafumi Chida, Hitachi Ltd.; Yoshiyuki Tsunoda, Naoki Go, Hiroshi Uozaki, Isao Miyazaki, Shiro Kamohara, Yoshiyuki Kaneko, Kenji Kanamitsu, Renesas Electronics Corp.

1.10 Generalized Linear Models for Defectivity Related Regression Modeling
Mohamed Boumerzoug, Freescale Semiconductor

1.11 Inline Composition and Thickness Control of SiON, HfSiON Gate Films using VUV Capable Spectroscopic Ellipsometer
Srinivasan Rangarajan, Joseph Shepard, Min Dai, IBM; Shawn MacNish, Qiang Zhao, Jeff Barnum, KLA-Tencor

1.12 Investigation of an on Product Hi-k/metal Metrology Methodology Using an In-line and High Throughput XPS Measurement Technique
Min Dai, Srinivasan Rangarajan, Michael P Chudzik, Joseph Shepard, Leo Tai, Paul Ronsheim, IBM; Mark Klare, Mike Kwan, Tom Larson, Revera

1.13 Lean Advanced Equipment Supplier Training
Joey Cavaleri, Intel Corporation

1.14 Outgassing Characterization of Elastomeric Seals Used in Semiconductor Wafer Processing
Mark J Heller, Shinichi Sogo, Joe Chen, John Legare, E. I. du Pont de Nemours and Company

1.15 Predictive Maintenance Supported by Advanced Process Control (APC) Opens New Equipment Engineering and Manufacturing Opportunities
Stéphane Hubac, STMicroelectronics; Frederic Duvivier, PROBAYES; Eric Zamai, G-SCOP; Aymen Mili, EMSE-CMP Ecole des Mines de Saint-Etienne

1.16 Process Tool Cleanliness for Clean Manufacturing
V.K.F. Chia, Balazs NanoAnalysis

1.17 Reduction of Shorts between Word Lines on Charge-trapping Flash Cell in a Self-aligned Double Patterning Technology
Hong-Ji Lee, Kuo-Liang Wei, Nan-Tzu Lian, Tahone Yang, Kuang-Chao Chen, Chih-Yuan Lu, Macronix International Co., Ltd.

1.18 Sub-micron Aligned Cu-Cu Direct Bonding for TSV Stacking
B. Kim, E. Cakmak, T. Matthias, EV Group; E.J. Jang, J.W. Kim, Y.B. Park, Andong National University
1.19 Systematic, Non-Defect, Yield and Performance Optimization on 90, 65 & 45nm Microprocessors
Daniel Poindexter, Brian Walsh, Frances Clougherty, Jon Tetzloff, David Thomas, Richard Rizzolo, Gerard Salem, James Crafts, Erik Nelson, IBM Systems & Technology Group

1.20 Timing Performance Oriented Optical Proximity Correction for Mask Cost Reduction
Yifan Qu, Siew Hong Teh, Chun Huat Heng, Arthur Tay, Tong Heng Lee, National University of Singapore

1.21 Yield Enhancement Using Source/Drain BF2+ Implant Process Optimization
Tuung Luoh, Sheng-Hsih Hsieh, Chen-Ling Lee, Hong Ji Lee, Kuo-Liang Wei, Chin-Ta Su, Ling-Wu Yang, Tahone Yang, Kuang-Chao Chen, Chih-Yuan Lu, Macronix International Co. Ltd

Keynote

High Density 3D through Silicon Stacking Manufacturing Readiness and Challenges
Matt Nowak, Senior Director of Engineering, VLSI Technology Group, CDMA Technology Division, Qualcomm

Session 2 - Defect Inspection I

2.1 Methodology for Trench Capacitor Etch Optimization using Voltage Contrast Inspection and Special Processing
Oliver D. Patterson, Xing J. Zhou, Rohit S. Takalkar, Brian W. Messenger, Katherine V. Hawkins, Eric H. Beckmann, IBM Semiconductor Research and Development Center; Roland Hahn, KLA-Tencor

2.2 Improving Tool Efficiency through Automated Process Window Qualification
Kourosh Nafisi, Andrew Stamper, IBM Microelectronics; Allen Park, Alexa Greer, Ellis Chang, KLA-Tencor

2.3 Identification of Yield Loss Sources in the Outer Dies Using SEM Based Wafer Bevel Review
Britta Becker, Ronnie Porat, Hanan Eschwege, Applied Materials

2.4 The Use Of Integrated Energy (EDX) and Wavelength (WDX) Dispersive X-Ray System for Defects Root Cause Analysis in an Advanced Logic Fab
Ronnie Porat, Andreas Porst, Applied Materials; Joerg Lohse, Guido Matke, Matthias Rebien, GLOBALFOUNDRIES
Defect Gallery and Bump Defects Reduction in Self Aligned Double Patterning Module
Cathy Cai, Deenesh Padhi, Martin Seamons, Chris Bencher, Chris Ngai, BH Kim, Applied Materials, Inc.

Session 3 - Advanced Process Control

3.1 Control of Etch and Deposition for Embedded SiGe
R. Van Roijen, J. Kempisty, C. Sinn, W. Afoh, K. Tabakman, R. Logan, IBM Systems and Technology

3.2 Neural Networks for Advanced Process Control
Z. N. Mevawalla, G. S. May, M. W. Kiehlbauch, Georgia Institute of Technology

3.3 Implementation of MIMO R2R Control Regulation on Furnace Processes

3.4 Method for Improved CMP Pad Conditioning Performance

3.5 Study of Relationship between 300 mm Si wafer Surface and Annealing Temperatures for Advanced Semiconductor-based Applications
Andreas Wocko, Sanda Radovanovic and Prasanna Dighe KLA-Tencor

Session 4 Defect Inspection II

4.1 Full Wafer Defect Analysis with Time-of-Flight Secondary Ion Mass Spectrometry
Albert Schnieders, Tascon USA; Thanas Budri, National Semiconductor Corporation

4.2 Defect Intelligent Sampling System
Chen-Ting Lin, Chin-Chang Huang, Chin-Yi Yang, Yao-Wen Wu, Chin-Sheng Lu, Po-Yueh Tsai, Chih-Mu Huang, Ying-Lang Wang, Taiwan Semiconductor Manufacturing Company, Ltd.

4.3 Leveraging Blanket Wafer Film Inspection to Efficiently Characterize Root Cause for Lithographic Micro-Masking Patterning Defects
Sridhar Ramaswamy, Michael Guse, Michael Linnane, IBM Corporation; Nithin Yathapu KLA-Tencor Corporation; Gerhard Lembach GLOBALFOUNDRIES

4.4 Yield Enhancement Through Silicon Epi Defect Reduction
Session 5 - Design for Manufacturability and Lithography

5.1 Process Window Centering for 22 nm Lithography ................................................................. 174
   Ralf Buengener, GLOBALFOUNDRIES; Carol Boye, Bryan N. Rhoads, Sang Y. Chong, Charu Tejwani, Sean D. Burns, Andrew D. Stamper, Kourosh Nafisi, Colin J. Brodsky, Susan S. Fan, IBM; Sumanth Kini, Roland Hahn, KLA-Tencor

5.2 Device-Design Metrics to Improve Manufacturability ............................................................... 179
   Kirk Peterson, Ron Logan, Xiaojun Yu, Kevin Dezfulian, Greg Bazan, Jon Winslow, Noah Zamler, Lenny Dubuque, Brian Walsh, Andrew Norfleet, Fran Clougherty, Ben Bayat, Anda Mocuta, Ken Rim, IBM

5.3 A Holistic Scanner Matching Solution for Productivity Enhancement in a Giga Fab .................. 184

5.4 Navigating in the Density Plane - Achieving Flat Wafer Surface and Uniform Metal Thickness in CMP Processes ................................................................. 189
   Hanno Melzner, Ning Cui, Sergei Postnikov, Infineon Technologies AG

Session 6 - Contamination Free Manufacturing

6.1 VOC Induced Particle Generation during Wafer Transportation and Its Solution ........................................ 196
   Motoya Okazaki, Sharon Niehoff, Ninos Alkurjy, Cathy Cai, Chris Ngai, Applied Materials; Petra Richtsteiger, Dynamic Micro Systems; Julien Bounouar, Alcatel Vacuum Technology

6.2 Reduction of Electrostatically Adhered Particles on Wafer Backside using Ionizers .......................... 200
   Viraj Pandit, Emery Kuo, Novellus Systems

6.3 A New Plasma Ash Method to Prevent Resist from Flowing into Contact and Via Holes .................. 206
   Mohamed Boumerzoug, John Parker, Freescale Semiconductor

6.4 Developing a High Volume Manufacturing Method to Eliminate P Buried Layer Implant Defects ........ 209
Session 7 Reducing Cost and Maximizing Equipment Productivity

7.1 A Novel Strategy towards Partnering with Suppliers for Faster, Better and Affordable Conversion of Factory Equipment
Sumita Basu, Sarah Lubkemann, Jill Anderson, Intel Corporation

7.2 Wafer Admission Control for Clustered Photolithography Tools
Kyungsu Park, James R. Morrison, Korea Advanced Institute of Science and Technology (KAIST)

7.3 Configuring AVM as a MES Component
Fan-Tien Cheng, Jonathan Yung-Cheng Chang, National Cheng Kung University Tainan; Chi-An Kao, Ying-Lin Chen, Ju-Lei Peng, Foresight Technology Company

7.4 Pad Surface Management as a Strategy to Reduce the Cost of Ownership for CMP
S. J. Benner, G. Perez, D. W. Peters, and Y. Lia, Confluense; Y. Li, Clarkson University

7.5 Lean Randomization and Exception Handling
Jan Rothe, Robert Barlovič, Andreas Becker, Raymond Goss, Dirk Grossmann, Wolfgang Jäckel, Sebastian Knappe, Thomas Kowtsch, Stephan Melzig, Mark Reiche, Uwe Schulze, Heiko Wagner, Hermann Weindl, Daniel Zschäbitz, GLOBALFOUNDRIES

Keynote

CMOS Transistor Scaling Past 32nm and Implications on Variation
Kelin Kuhn, Intel Fellow; director, Advanced Device Technology, Intel Corporation

Session 8 - Advanced Processes and Materials

8.1 ILD0 CMP: Technology Enabler for High K Metal Gate in High Performance Logic Devices
Jie Diao, Garlen Leung, Jun Qian, Sean Cui, Anand Iyer, Chris Lee, Balaji Chandrasekaran, Thomas Osterheld, Lakshmanan Karuppliah, Applied Materials
Conformal Doping of 3-D Structures Using Sub-Atmospheric CVD Films

T. Mandrekar, M. Hernandez, J. Hua, V. Ton, A. Bhatnagar, S. Venkataraman, Applied Materials; S. Mehta, IBM

8.3 High-k / Metal Gate Stacks in Gate First and Replacement Gate Schemes

Sree Kesapragada, Rongjun Wang, Dave Liu, Guojun Liu, Zhigang Xie, Zhenbin Ge, Haichun Yang, Yu Lei, Xinliang Lu, Xianmin Tang, Jianxin Lei, Miller Allen, Srinivas Gandikota, Kevin Moraes, Steven Hung, Naomi Yoshida, Chorng-Ping Chang, Applied Materials

8.4 Robust Shallow Trench Isolation Technique Used for 75nm NOR Flash Memory

Jeng-Hwa Liao, Kuo-Liang Wei, Hong-Ji Lee, Chun-Min Cheng, Chun-Ling Chiang, Jung-Yu Hsieh, Ling-Wu Yang, Tahone Yang, Kuang-Chao Chen, Chih-Yuan Lu, Macronix International Co., Ltd.

8.5 Recent Innovations in DRAM Manufacturing

Dick James, Chipworks, Inc.

Session 9 - Yield Enhancement / Methodologies I

9.1 Characterization of Contact Module Failure Mechanisms for SOI Technologies using E-Beam Inspection and In-line TEM

Xing J. Zhou, Oliver D. Patterson, Woo-hyeong Lee, Hyoung H. Kang, IBM Semiconductor Research and Development Center; Roland Hahn, KLA-Tencor

9.2 Cost of Ownership/Yield Enhancement of High Volume Immersion Lithography Utilizing Topcoat-Less Resists

Hamid R. Khorram, Nikon Precision Inc.

9.3 Use of Print-Simulations in Accelerated Yield Learning for 22nm BEOL Technology

Ishtiaq Ahsan, Geng Han, John Bolton, Edward Engbrecht, Praveen Elakkumanan, Karen Holloway, Alan Roberts, Bryan Rhoads, Jason Gill, David Fried, IBM; Ralf Buengener, Eden Zielinski, GLOBALFOUNDRIES

9.4 Improved Yield through use of Scalable Parametric Measurement Macro

Jeanne P. Bickford, Nazmul Habib, John R. Goss, Rebecca A. Bickford, IBM Systems and Technology Group

Session 10 - Fab Optimization
10.1 Reducing Semiconductor Process Tool Resource Usage – Pilot Projects

Parris Hawkins, Andreas Neuber, Krishna Vepa, Applied Materials

10.2 Lean Implementation in a GaAs Semiconductor Factory

Douglas Dopp, Anadigics, Inc.; Adi Moran, AMCG USA

10.3 Eliminating Solvents in Resist Removal Processes Using Low-Cost Detergents

Jared Petit and John Moore, Daetec, LLC

10.4 A Smart Sampling Algorithm to Minimize Risk Dynamically

Stéphane Dauzère-Pérès, Jean-Loup Rouveyrol, Claude Yugma, Ecole des Mines de Saint-Etienne; Philippe Vialletelle, STMicroelectronics

Session 11 - Yield Enhancement / Methodologies II

11.1 Rapid Root Cause Analysis and Process Change Validation with Design-Centric Volume Diagnostics in Production Yield Enhancement

Davide Appello, Vincenzo Tancorre, Jacky Gomez, Daniele Li Rosi, STMicroelectronics; Christophe Suzor, Sagar A. Kekare, Synopsys

11.2 Identifying Design Systematics Using Learning Based Diagnostic Analysis

Rao H. Desineni, Leah Pastel, Julie Lee, Mohammed Fazil Fayaz, Julie Lee, IBM Systems & Technology Group

11.3 Rule Induction for Identifying Multi Layer Tool Commonalities

Alexander Borisov, Igor Chikalov, Eric R. St Pierre, Eugene Tuv, Intel Corporation

11.4 Stackable Short Flow Characterization Vehicle Test Chip to Reduce Test Chip Designs, Mask Cost and Engineering Wafers

Christopher Hess, Anand Inani, Amit Joag, Sa Zhao, Mark Spinelli, Mark Zaragoza, PDF Solutions; Long Nguyen, Binod Kumar, GLOBALFOUNDRIES

Session 12 - Advanced Metrology

12.1 Voltage Contrast Test Structure for Measurement of Mask Misalignment

Oliver D. Patterson, Stephen R. Fox, IBM; Roland Hahn, KLA-Tencor

12.2 Improved Scatterometry Time to Solution for Leading-edge Logic Applications

Alok Vaid, GLOBALFOUNDRIES; Matthew Sendelbach, IBM; Serguei Komarov, Weidong Yang, Jason Ferns, Timbre Technologies; Ted Dziura, Jon Madsen,
12.3 **Infrared Microscopy for Overlay and Defect Metrology on 3D-Interconnect Bonded Wafers**

Andrew C. Rudack, SEMATECH; Lay Wai Kong, College of Nanoscale Science and Engineering, University at Albany; Greg G. Baker, Olympus Integrated Technologies America, Inc.

12.4 **Adaptive Virtual Metrology Applied to a CVD Process**

Kevin Olson, Micron Technology; James Moyne, Applied Materials

**Keynote**

**Analyzing the IC Market Upturn**

Bill McClean, president, IC Insights