Advanced Interconnects and Chemical Mechanical Planarization for Micro- and Nanoelectronics

Symposium held April 5-9, 2010, San Francisco, California

EDITORS:

Johann W. Bartha
Technische Universität Dresden
Dresden, Germany

Hyungjun Kim
Yonsei University
Seoul, South Korea

Christopher L. Borst
University of Albany
Albany, New York, U.S.A.

Azad Naeemi
Georgia Institute of Technology
Atlanta, Georgia, U.S.A.

Darren DeNardis
Intel Corporation
Rio Rancho, New Mexico, U.S.A.

Alshakim Nelson
IBM Almaden Research Center
San Jose, California, U.S.A.

Satyavolu S. Papa Rao
IBM Corporation
Yorktown Heights, New York, U.S.A.

Hyun Wook Ro
National Institute of Standards and Technology
Gaithersburg, Maryland, U.S.A.

Dorel Toma
TELUS Technology Development Center
Austin, Texas, U.S.A.
CONTENTS

Preface ................................................................. xiii

Materials Research Society Symposium Proceedings ................. xv

**CMP FOR ADVANCED TECHNOLOGY NODES**

Manufacturable 300mm Wafer Thinning for 3D Interconnect Applications ........................................ 3
Jamal Qureshi, Raymond Caramto, Stephen Olson,
Jerry Mase, Toshihiro Ito, and Eiichi Yamamoto

Planarization Specification for 22nm and Beyond BEOL CMP ........ 13
Jihong Choi, Changan Wang, Yayi Wei,
Eden Zielinski, Wei-tsu Tseng, Yongsik Moon,
Mark Kelling, and Laertis Economikos

Cu CMP Edge Uniformity Improvement Studies for 32 nm Technology Node and Beyond ............................ 21
John H. Zhang, Laertis Economikos, Wei-tsu Tseng,
Jihong Choi, Qiang Fang, Teck Jung Tang,
Joe Salfelder, Connie Truong, and Paul Ferreira

CMP for Copper TSV Applications ................................ 27
Max Gage, Feng Liu, Kun Xu, You Wang,
Yuchun Wang, Sherry Xia, Wen-Chiang Tu,
and Lakshmanan Karuppiah

High Removal Rate CMP Process on TSV Thick Cu Overburden ...................................................... 35
Raymond Caramto, Jamal Qureshi, and Jerry Mase

Reducing Time Dependent Line to Line Leakage Following Post CMP Clean ........................................... 43
Donald F. Canaperi, Satyavolu S. Papa Rao,
Trace Q. Hurd, Steven B. Medd, T.M. Levin,
Christopher J. Penny, James H.-C. Chen,
and Matthew A. Smalley
CMPCONSUMABLES I

* Retaining Ring Design Impact on CMP Process Stability and Optimization ........................................... 53
  Joseph E. Smith, Christopher Wargo,
  Raghava Kakireddy, Rakesh Singh, Andrew Galpin,
  Ara Philipossian, Xiaomin Wei, Karim Bennedine,
  Claude Reversat, and Alain Chabourel

Real-Time Control System for Improved CMP Pad Profiles .................. 61
  Gregory E. Menk, Sivakumar Dhandapani,
  Charles C. Garretson, Shou-Sung Chang,
  Christopher Cocca, Jason Fung, Jun Qian,
  and Stan Tsai

* Design, Characteristics and Performance of Diamond Pad Conditioners ................................. 67
  Doug Pysher, Brian Goers, and John Zabasajja

Effect of Mechanical and Chemical Wear on Consistency of Conditioning in Diamonds .................. 75
  Yohei Yamada, Kazunori Kadomura,
  Masanori Kawakubo, Takahiro Sugaya,
  Osamu Hirai, and Ken Tsugane

POSTER SESSION: CMP AS A SEMICONDUCTOR TECHNOLOGY ENABLER

The Mechanism of Haze and Defectivity Reduction in a New Generation of High Performance Silicon Final Polishing Slurries .................................................... 83
  Michael L. White, Richard Romine, Lamon Jones,
  and William Ackerman

Non-Selective, High Removal Rates STI Slurries Based on Lewis Acids Abrasives/Cationic Copolymers ................................. 89
  Daniela White, John Parker, and R. Nagarajan

*Invited Paper
Influence of Ionic Strength and pH-Value on the Silicon Dioxide Polishing Behaviour of Slurries Based on Pure Silica

Kathrin Estel, Ulrich Kunzelmann, Johann W. Bartha, Erwin-P. Mayer, and Herbert Barthel

Slurry Particle Agglomeration Model for Chemical Mechanical Planarization (CMP)

Joy M. Johnson and Duane S. Boning

Mechanistic Investigations of Ruthenium Polishing Enabled by Heterogeneous Catalysis with Titania Based Slurries

Daniela White, John Parker, and R. Nagarajan

The Mechanism of Low pH Colloidal Silica-Based Oxide Slurries

Michael L. White, Lamon Jones, and Richard Romine

Characterization of Large Particles in Fumed Silica Based CMP Slurry

W. Scott Rader, Tim Holt, and Kazusei Tamai

Characterization of Surface Processes During Oxide CMP by In Situ FTIR Spectroscopy with Microstructured Reflection Elements at Silicon Wafers

Henrik Schumacher, Ulrich Kunzelmann, and Johann W. Bartha

An Alternative Non-Contact Planarization Technique by Utilizing the Electrokinetic Phenomenon

C.S. Leo, S.H. Ng, D.L. Butler, and S. Danyluk

Characterization and Modeling of Pad Asperity Response in CMP

Duane Boning and Wei Fan

*Invited Paper
Contact Pressure Distribution in the Chemical Mechanical Planarization of 450mm Wafers .................................. 155
        Pádraig Timoney, Eamonn Ahearne, and Gerald Byrne

COPPER INTERCONNECTS

Effect of TaN Stoichiometry on Barrier Oxidation and Defect Density in 32nm Cu/Ultra-Low K Interconnects .................. 163
        Andrew H. Simon, Frieder Baumann, Tibor Bolom, Jong Guk Park, Craig Child, Ben Kim, Patrick DeHaven, Robert Davis, Oluwafemi Ogunsola, and Matthew Angyal

Interfacial Resistive Properties of Multi-layered Silicon-Based Ohmic Contacts .................................................. 169
        Madhu Bhaskaran, Sharath Sriram, and Anthony S. Holland

Copper Migration During Tungsten via Formation .................... 175
        Jeff Gambino, Ed Cooney, Will Murphy, Cameron Luce, Steve Mongeon, Ning Lai, Bob Zwonik, Felix Anderson, Laura Schutz, Tom C. Lee, and Tom McDevitt

CU DIELECTRIC INTERFACE

High Quality NH₂SAM (Self Assembled Monolayer) Diffusion Barrier for Advanced Copper Interconnects ........................ 183
        Arantxa Maestre Caro, Larry Zhao, Guido Maes, Gustaaf Borghs, Gerald Beyer, Zsolt Tokei, Silvia Armini, and Youssef Travaly

Fabrication of Organic Thin Films for Copper Diffusion Barrier Layers Using Molecular Layer Deposition .................. 189
        Paul W. Loscutoff, Scott B. Clendenning, and Stacey F. Bent
ADVANCES IN METAL THIN-FILM DEPOSITION

Organometallic Chemical Liquid Deposition (OMCLD) of Cu-SiO₂ Films for 3D Filling in Microelectronic Applications ............... 197
Kilian Piettre, Virginie Latour, Olivier Margeat, Clément Barrière, Vincent Collière, Christine Anceau, Jean-Baptiste Quoirin, Bruno Chaudret, and Pierre Fau

POSTER SESSION I

Copper-Sulfide Passivation Capping for Cu Interconnects ............... 205
Uri Cohen

C₂H₄-Based Plasma-Assisted CD Shrink and Contact Patterning for RRAM Application ................................................. 211
Alexey P. Milenin, Judit Lisoni, Nico Jossart, Malgorzata Jurczak, Herbert Struyf, Denis Shamiryan, Mohand Brouiri, and Werner Boullart

Designing Ultra-Low-k Dielectric Materials for Ease of Patterning .............................................................................. 217
G.A. Antonelli, G. Jiang, M. Sriram, K. Chattopadhyay, W. Guo, and H.H. Sawin

Low Temperature Bonding via Copper Nanowires for 3D Integrated circuits ................................................................. 223
Shu Rong Chun, Wardhana Aji Sasangka, Chee Lip Gan, Hui Cai, and Chee Mang Ng

LOW-K MATERIALS

Barrier Metal Ions Drift into Porous Low k Dielectrics under Bias-Temperature stress .................................................. 231
Ming He, Ya Ou, Pei-I Wang, Lakshmanan.H. Vanamurthy, Hassaram Bakhru, and Toh-Ming Lu
NOVEL LOW-K MATERIALS

Silsesquioxane-Based Photo-Patternable Porous Low-k Dielectric Materials ........................................ 239
  Jitendra S. Rathore, Blake Davis, Phillip Brock,
  Ratnam Sooriyakumaran, Robert D. Miller,
  Qinghuang Lin, and Alshakim Nelson

Potential of the Ultra-Thin Layer Fabricated by Wet-Process as a Pore-Seal for Porous Low-k Films ........ 245
  Shoko Sugiyama Ono, Kazuo Kohmura,
  Hirofumi Tanaka, Kentaro Nakayama,
  Akifumi Kagayama, Toshihiko Tsuchiya,
  Makoto Nakaura, Osamu Matsuoka,
  Toshihiko Takaki, and Kou Maekawa

POSTER SESSION II

Investigation of Joule Heating Effect in Various Stages of Electromigration in Flip-Chip Solder Joints by Infrared Microscopy ......................................................... 253
  Hsiang Yao Hsiao, Chih Chen, and D.J. Yao

Direct Measurement of Hot-Spot Temperature in Flip-Chip Solder Joints with Cu Columns Under Current Stressing Using Infrared Microscopy ........................................ 259
  Yu-Chun Liang, Chih Chen, and D.J. Yao

Wafer Bonding for Backside Illuminated CMOS Image Sensors Fabrication ........................................ 265
  Viorel Dragoi, Gerald Mittendorfer,
  Alexander Filbert, and Markus Wimplinger

Mechanical and Electrical Properties of Electroplated Copper Thin Films Used for Thin Film Interconnection ................................................................. 271
  Naokazu Murata, Kinji Tamakawa, Ken Suzuki,
  and Hideo Miura

Nanoscale Ruthenium Coatings of MEMS Switches Contacts ............ 277
  Sergey M. Karabanov, Andrey S. Karabanov,
  Dmitriy V. Suvorov, Benoit Grappe,
  Caroline Coutier, Henry Sibuet, Boris N. Sazhin,
  and Anatoliy A. Krutilin
Towards the Understanding of Resistive Contrast Imaging in
*In Situ* Dielectric Breakdown Studies Using a Nanoprober

Setup .................................................. 281
Konstantina Lambrinou, Kai Arstila,
Thomas Hantschel, Andreas Rummel, Zsolt Tikei,
Marianna Pantouvaki, Kristof Croes,
Piotr Czarnecki, Laure Carbonell, Olivier Richard,
Stephan Kleindiek, Ingrid De Wolf,
and Wilfried Vandervorst

3D INTEGRATION/TSV/PACKAGING

* Interconnect Technologies for Heterogeneous 3D Integration:
CMOS and MEMS ........................................ 289
Hyung Suk Yang and Muhannad S. Bakir

Fluxless Bonding Using Vacuum Ultraviolet and
Formic Acid for 3D Interconnects .......................... 299
Katsuyuki Sakuma, Naoko Unami, Shuichi Shoji,
and Jun Mizuno

An Optimized 300 mm BCB Wafer Bonding Process for 3D
Integration .................................................. 309
Pratibha Singh, John Hudnall, Jamal Qureshi,
Vimal Kumar Kamineni, Chris Taylor,
Andy Rudack, Alain Diebold, and Sitaram Arkalgud

A Three Dimensional Self-Folding Package (SFP) for
Electronics .................................................. 317
Jeong-Hyun Cho, Steve Hu, and David H. Gracias

Material, Process and Geometry Effects on Through-Silicon
via Reliability and Isolation .................................. 323
Aditya P. Karmarkar, Xiaopeng Xu,
Sesh Ramaswami, John Dukovic, Kedar Sapre,
and Ajay Bhatnagar

*Invited Paper
EMERGING INTERCONNECT TECHNOLOGIES

Nanometer Metrology of Periodic Structures with Ultrafast Optoacoustics ................................................................. 331
T.J. Grimsley, G.A. Antonelli, F. Yang, H.J. Maris,
and A.V. Nurmikko

Author Index ................................................................................. 337

Subject Index ................................................................................. 341