Table of Contents

20th International Symposium on Computer Architecture and High Performance Computing

Message from the General Chair viii
Message from the Program Committee Chairs ix
Conference Organizers x
Program Committee xi
Reviewers xiii
Brazilian Computer Society xiv

Session 1: Architecture I

Accurate and Low-Overhead Dynamic Detection and Prediction of Program Phases Using Branch Signatures .............................................................................. 3
   Balaji V. Vijayn and Dmitry V. Ponomarev

Aggressive Scheduling and Speculation in Multithreaded Architectures: Is it Worth its Salt? 11
   Jason Loew and Dmitry Ponomarev

An Optimization Mechanism Intended for Two-Level Cache Hierarchy to Improve Energy and Performance Using the NSGAII Algorithm 19
   Abel G. Silva-Filho, Carmelo J.A. Bastos-Filho, Davi M.A. Falcão, Filipe R. Cordeiro, and Rodrigo M.C.S. Castro

Session 2: Applications I

On Simulated Annealing for the Scheduling of Parallel Applications 29
   Rodrigo Fernandes de Mello and Luciano José Senger

Controlling Processes Reassignment in BSP Applications 37
   Rodrigo da Rosa Righi, Laércio Lima Pilla, Alexandre Carissimi, and Philippe O.A. Navaux

A High Performance Massively Parallel Approach for Real Time Deformable Body Physics Simulation 45
   Thiago S.M.C de Farias, Mozart W.S. Almeida, João Marcelo X.N. Teixeira, Veronica Teichrieb, and Judith Kelner
Session 3: Multicore
A Methodology for Developing High Fidelity Communication Models for Large-Scale Applications
Targeted on Multicore Systems
Charles W. Lively, Valerie E. Taylor, Sadaf R. Alam, and Jeffrey S. Vetter

Selection of the Register File Size and the Resource Allocation Policy on SMT Processors
Jesus Alastruey, Teresa Monreal, Francisco Cazorla, Victor Vinals, and Mateo Valero

ORBITE: Effective Issue Queue Soft-Error Vulnerability Mitigation on Simultaneous Multithreaded Architectures Using Operand Readiness-Based Instruction Dispatch
Xin Fu, Tao Li and Jose Fortes

Session 4: Applications II
Processing Neocognitron of Face Recognition on High Performance Environment
Based on GPU with CUDA Architecture
Gustavo Poli, Jose Hiroki Saito, Joao F. Mari, and Marcelo R. Zorzan

Parallel Verified Linear System Solver for Uncertain Input Data
Mariana Kolberg, Marcio Dorn, Luiz Gustavo Fernandes, and Gerd Bohlender

Applying Virtualization and System Management in a Cluster to Implement an Automated Emulation Testbed for Grid Applications
Rodrigo N. Calheiros, Mauro Storch, Everton Alexandre, Cesar A.F. De Rose, and Marcus Breda

Session 5: Architecture II
Hiding Communication Delays in Clustered Microarchitectures
Robert J. LaDuca, Joseph Sharkey, and Dmitry V. Ponomarev

Software Synthesis for Hard Real-Time Embedded Systems with Energy Constraints
Eduardo Tavares, Bruno Silva, Paulo Maciel, and Pedro Dallegrave

A Segmented Bloom Filter Algorithm for Efficient Predictors
M. Breternitz, Gabriel H. Loh, Bryan Black, Jeffrey Rupley, Peter G. Sassone, Wesley Attrot, and Youfeng Wu

Session 6: Grid, Cluster, and Operating Systems
Measuring Operating System Overhead on CMT Processors
Petar Radojkovic, Vladimir Cakarevic, Javier Verdú, Alejandro Pajuelo, Roberto Gioiosa, Francisco J. Cazorla, Mario Nemirovsky, and Mateo Valero

Aspect-Based Patterns for Grid Programming
Luis Daniel Benavides Navarro, Rémi Douence, Fabien Hermenier, Jean-Marc Menaud, and Mario Stidholt

A Reconfigurable Run-Time System for Filter-Stream Applications
Daniel Fireman, George Teodoro, André Cardoso, and Renato Ferreira
Session 7: Memory Systems

Using Analytical Models to Efficiently Explore Hardware Transactional Memory and Multi-Core Co-Design ................................................................. 159
James Poe, Chang-Burm Cho, and Tao Li

Performance Sensitivity of NUCA Caches to On-Chip Network Parameters ................................................................. 167
Alessandro Bardine, Manuel Comparetti, Pierfrancesco Foglia, Giacomo Gabrielli,
and Cosimo A. Prete

A Software Transactional Memory System for an Asymmetric Processor Architecture ......................................................... 175
Felipe Goldstein, Alexandro Baldassin, Paulo Centoducatte, Rodolfo Azevedo,
and Leonardo A.G. Garcia

Transactional WaveCache: Towards Speculative and Out-of-Order DataFlow Execution of Memory Operations ................................................................. 183
Leandro A.J. Marzulo, Felipe M.G. Franca, and Vitor Santos Costa

Author Index ........................................................................................................................................................................ 191