TABLE OF CONTENTS

GLSVLSI'08 Foreword
Vijay Narayanan, Zhilyuan Yan, Enrico Macii, Sanjukta Bhanja

GLSVLSI'08 Organization

TUTORIAL

GLSVLSI 2008 Tutorial: Technology, CAD Tools, and Designs for Emerging 3D Integration Technology
Syed M. Alam, Mike Ignatowski, Yuan Xia

PLENARY TALK 1

Directions for Silicon Technology as We Approach the End of CMOS Scaling
Tak H. Ning

SESSION 1A: MODELING AND DESIGN UNDER VARIATIONS

Temperature-Insensitive Synthesis Using Multi-Vt Libraries
Andrea Calimera, Enrico Macii, Massimo Poncino, R. Iris Bahar

A Formula of STI CMP Design Rule
Min-Chun Tsai

Considering Possible Opens in Non-tree Topology Wire Delay Calculation
P. Panitz, M. Olbrich, E. Barke, M. Buehler, J. Koehl

Variational Capacitance Modeling Using Orthogonal Polynomial Method
Jian Cui, Gangsheng Chen, Rujing Shen, Sheldon X.-D. Tan, Wenjian Yu, Jiarong Tong

SESSION 1B: ADDRESSING EMERGING TECHNOLOGY ISSUES IN VLSI CIRCUITS

NBTI-Aware Flip-Flop Characterization and Design
Hamed Abrishami, Safar Hatami, Behnam Amellfarid, Massoud Pedram

On-Die CMOS Voltage Droop Detection and Dynamic Compensation
Matthew A. Holtz, Seetharam Narasimhan, Swarup Bhunia

Collaborative Sensing of On-Chip Wire Temperatures Using Interconnect Based Ring Oscillators
Basab Datta, Wayne Burleson
A Process and Supply Variation Tolerant Nano-CMOS Low Voltage, High Speed, A/D Converter for System-on-Chip

Dhruva Ghai, Saraju P. Mohanty, Elias Kougiouros

SESSION 2A: CRYPTOGRAPHY AND ARCHITECTURE

A GF(p) Elliptic Curve Group Operator Resistant Against Side Channel Attacks
Santosh Ghosh, Indranil Sen Gupta, Dipanwita Roy Chowdhury, Monjur Alam

Reconfigurable Solutions for Very-Long Arithmetic with Applications in Cryptography
Ambrose Chu, Scott Miller, Mihai Sima

Fast Composite Field S-Box Architectures for Advanced Encryption Standard
Renfei Liu, Keshab K. Parhi

A Table-Based Method for Single-Pass Cache Optimization
Pablo Viana, Ann Gordon-Ross, Edna Barros, Frank Vahid

SESSION 2B: SYSTEM-LEVEL TESTING, VERIFICATION AND DESIGN

Using Unsatisfiable Cores to Debug Multiple Design Errors
André Suelleow, Gerschwin Fey, Roderick Bloem, Rolf Drechsler

A Novel Test-Data Compression Technique Using Application-Aware Bitmask and Dictionary Selection Methods
Kanad Basu, Prabhat Mishra

HyMacs: Hybrid Memory Access Optimization Based on Custom-instruction Scheduling
Kang Zhao, Jinian Bian, Sheqin Dong, Yang Song, Satoshi Goto

Automated Formal Verification of Scheduling with Speculative Code Motions
Youngsik Kim, Nazanin Mansouri

Statistical Timing Analysis of Flip-flops Considering Codependent Setup and Hold Times
Sajat Hashemi, Hamed Abrishami, Massoud Pedram

POSTER SESSION 1

Compressor Trees for Decimal Partial Product Reduction
Ivan D. Castellanos, James E. Sline

Generic Sub-Space Algorithm for Generating Reduced Order Models of Linear Time Varying VLSI Circuits
J. V. R. Ravindra, M. B. Srinivas

A High-Speed Radix-4 Multiplexer-Based Array Multiplier
Dimitris Beklaris, Kiamal Z. Pekmezi, Chris Papaeristou

A Robust, Fast Pulsed Flip-Flop Design
Arunprasad Venkatraman, Rajesh Garg, Sunil P. Khatri

A Low Leakage 9T SRAM Cell for Ultra-Low Power Operation
Sheng Lin, Yong Bin Kim, Fabrizio Lombardi
New Technique in Design of Active RF CMOS Mixers for Low Flicker Noise and High Conversion Gain ......................................................... 125
Y. Koollivand, S. M. Alavi, O. Shoaei

Recursion Flattening ........................................................................ 129
Greg Stitt, Jason Villarreal

Quick Supply Current Waveform Estimation at Gate Level Using Existed Cell Library Information ......................................................... 133
Mu-Shun Lee, Chin-Hsun Lin, Chien-Nan Jimmy Liu, Shih-Che Lin

Coverage-driven Automatic Test Generation for UML Activity Diagrams ................................................................. 137
Mingsong Chen, Prabhat Mishra, Dhruvajyot Kalita

Hardware/Software Partitioning with Multi-Version Implementation Exploration.......................................................... 141
Greg Stitt

Improving FPGA Routability Using Network Coding .......................................................... 145
Kanupriya Gulati, Sunil P. Khatri

Impact of Dummy Filling Techniques on Interconnect Capacitance and Planarization in Nano-Scale Process Technology ........................................ 149
Arthur Nieuwoudt, Jamil Kawa, Yehia Massoud

Energy Saving for Memory with Loop Scheduling and Prefetching ........................................................................ 153
Meikang Qiu, Jiande Wu

A Layout-aware Analog Synthesis Procedure Inclusive of Dynamic Module Geometry Selection ......................................................... 157
Almitra Pradhan, Ranga Vemuri

Delay Driven AIG Restructuring Using Slack Budget Management ........................................................................ 161
Andrew C. Ling, Jianwen Zhu, Stephen D. Brown

An Analytical Approach to Placement Legalization ........................................................................ 165
Andrey Ayupov, Alexander Marchenko, Vladimir Tiourin

SESSION 3A: LOW POWER CIRCUITS

Simultaneous Optimization of Total Power, Crosstalk Noise, and Delay Under Uncertainty .......................................................... 169
N. Ranganathan, U. Gupta, V. Mahalingam

Optimal Sleep Transistor Synthesis Under Timing and Area Constraints ........................................................................ 175
Ashoka Sathanur, Antonio Pullini, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino

Energy Efficiency Bounds of Pulse-Encoded Buses ........................................................................ 181
Karthik Duraisami, Enrico Macii, Massimo Poncino

Implementation of Asynchronous Pipeline Circuits in Multi-Threshold CMOS Technologies ........................................................................ 187
Raghid Shreih, Maitham Shams

SESSION 3B: MODELING AND DESIGN OF ADVANCED VLSI CIRCUITS

On the Design of Customizable Low-Voltage Common-Gate LNA-Mixer Pair Using Current and Charge Reusing Techniques .......................................................... 193
Hamid Nejati, Tamer Ragheb, Yehia Massoud
Verifying Start-Up Conditions for a Ring Oscillator ................................................................. 198
Mark R. Greenstreet, Suwen Yang

A Cost-Efficient Partially-Parallel Irregular LDPC Decoder Based on Sum-Delta Message Passing Algorithm ......................................................................................... 204
Wen Ji, Yuta Abe, Takeshi Ikenaga, Satoshi Goto

Pipelined Network of PLA Based Circuit Design ................................................................. 210
Suganth Paul, Rajesh Garg, Sunil P. Khatri

A Low-Power 12-bit 80MHz CMOS DAC Using Pseudo-Segmentation ....................... 216
Chanyang Joo, Soojae Kim, Kwangsub Yoon

PLENARY TALK 2

Architectures for Distributed Smart Cameras .............................................................................. 220
Wayne H. Wolf

SESSION 4A: EMERGING TECHNOLOGIES

SAT-based Equivalence Checking of Threshold Logic Designs for Nanotechnologies .............................................. 221
Yexin Zheng, Michael S. Hsiao, Chao Huang

Pairwise Decomposition of Toffoli Gates in a Quantum Circuit .............................................. 227
Nathan O. Scott, Gerhard W. Dueck

Design of Defect Tolerant Tile-based QCA Circuits .......................................................... 232
Vamsi Vankamamidi, Fabrizio Lombardi

A Layout-aware Physical Design Method for Constructing Feasible QCA Circuits .............. 238
Mayur Bubna, Sudip Roy, Naresh Shenoy, Subhra Mazumdar

A Hybrid CMOS/Nano FPGA Architecture Built from Programmable Majority Logic Arrays .................................................................................................................. 244
Harika Manem, Peter C. Paliwoda, Garrett S. Rose

SESSION 4B: PHYSICAL SYNTHESIS

A Novel Performance Driven Power Gating Based on Distributed Sleep Transistor Network ......................................................................................................................... 250
Liangpeng Guo, Yici Cai, Qiang Zhou, Le Kang, Xianlong Hong

A Practical Repeater Insertion Flow ....................................................................................... 256
Nikolai Ryzhenko, Oleg Venger

Criticality History Guided FPGA Placement Algorithm for Timing Optimization .............. 262
Hao Li, Yue Zhuo

A Linear Programming Formulation for Security-Aware Gate Sizing .................................. 268
Koustav Bhattacharya, Nagarajan Ranganathan
SESSION 5A: TESTING AND RESILIENT CIRCUITS

On Efficient Generation of Instruction Sequences to Test for Delay Defects in a Processor .................................................. 274
Sankar Gurumurthy, Ramtilak Vemu, Jacob A. Abraham, Sunyaprakash Natarajan

NBTI Resilient Circuits Using Adaptive Body Biasing .................................................. 280
Zhenyu Qi, Mircea R. Stan

A Tool Flow for Predicting System Level Timing Failures Due to Interconnect Reliability Degradation .................................................. 286
Jin Guo, Antonis Papanikolaou, Michele Stucchi, Kristof Croes, Zsolt Tokei, Francky Catthoor

Statistically Translating Low-Level Error Probabilities to Increase the Accuracy and Efficiency of Reliability Simulations in Hardware Description Languages .................................................. 292
Drew C. Ness, David J. Lilja

Improved BER Performance in Intra-Chip RF/Wireless Interconnect Systems .................. 298
Sajjad Rahaman, Masud H. Chowdhury

SESSION 5B: VLSI DESIGN

Scalable and Fault-tolerant Network-on-Chip Design Using the Quartered Recursive Diagonal Torus Topology .................................................. 304
Xianfang Tan, Lei Zhang, Shankar Neelkrishnan, Mei Yang, Yingtai Jiang, Yulu Yang

A Lithography-friendly Structured ASIC Design Approach .................................................. 310
Salman Gopalani, Rajesh Garg, Sunil P. Khatri, Mosong Cheng

Efficient Tree Topology for FPGA Interconnect Network .................................................. 316
Zied Marrakchi, Hayder Mrabet, Emna Amouri, Habib Mehrez

Assumers for High-Speed Single and Multi-Cycle On-chip Interconnect with Low Repeater Count .................................................. 322
Charbel J. Akl, Magdy A. Bayoumi

MLP Neural Network and On-line Backpropagation Learning Implementation in a Low-Cost FPGA .................................................. 327
Ernesto Ordonez-Cardenas, Rene de J. Romero-Troncoso

POSTER SESSION 2

Fast Bus Waveform Estimation at the Presence of Coupling Noise .................................................. 333
Jingye Xu, Pervez Khaled, Masud H. Chowdhury

Mesh-of-Tree Deterministic Routing for Network-on-Chip Architecture .................................................. 337
Santanu Kundu, Santanu Chattopadhyay

FPGA-Based Hardware/Software Co-design for Chirplet Signal Decomposition .................................................. 341
Yufeng Lu, Erdal Oruklu, Jafar Saniele

Trends in Energy-Efficiency and Robustness Using Stochastic Sensor Network-on-a-Chip .................................................. 345
Girish V. Varatkar, Sriram Narayanan, Naresh R. Shanbhag, Douglas L. Jones
Using Reiterative LFSR Based X-Masking to Increase Output Compression in Presence of Unknowns
Richard Putman

Efficient and Optimal Post-Layout Double-Cut Via Insertion by Network Relaxation and Min-Cost Maximum Flow
Lun-Chun Wei, Hung-Ming Chen, Li-De Huang, Sarah Songjie Xu

Guided Test Generation for Isolation and Detection of Embedded Trojans in ICs
Mainak Banga, Maheshwar Chandrasekar, Lei Fang, Michael S. Hsiao

Electrical Models for Vertical Carbon Nanotube Capacitors
Mark M. Budnik, Eric W. Johnson, Joshua D. Wood

In-Order Pulsed Charge Recycling in Off-Chip Data Buses
Kimish Patel, Wonbok Lee, Massoud Pedram

Andrea Acquaviva, Franco Fummi, Giovanni Perbellini, Davide Quaglia

Phase-based Cache Reconfiguration for a Highly-Configurable Two-Level Cache Hierarchy
Ann Gordon-Rosa, Jeremy Lau, Brad Calder

Instruction Cache Leakage Reduction by Changing Register Operands and Using Asymmetric SRAM Cells
Maziar Goudarzi, Tohru Ishihara

Experimental Study on Body-Biasing Layout Style—Negligible Area Overhead Enables Sufficient Speed Controllability
Koichi Hamamoto, Hiroshi Fuketa, Masanori Hashimoto, Yukio Mitsuyama, Takao Onoye

Full-Chip Leakage Current Estimation Based on Statistical Sampling Techniques
Shaobo Liu, Qinru Qiu, Qing Wu

A Low-Power Phase Change Memory Based Hybrid Cache Architecture
Prasanth Mangalagiri, Aditya Yanamandra, Yuan Xie, N. Vijaykrishnan, Mary Jane Irwin, Karthik Sarpatwari, O. Awadel Karim

Exploiting Frequent Opcode Locality for Power Efficient Instruction Cache
Yen-Jen Chang

Simultaneous Optimization of Memory Configuration and Code Allocation for Low Power Embedded Systems
Tadeyuki Matsumura, Tohru Ishihara, Hiroto Yasuura

Paulo Butzen, Leomar S. Rosa Jr., Erasmo J. D. Chiappetta Filho, Dionatan S. Moura, Andre I. Reis, Renato P. Ribas

SESSION 6A: LOW POWER ARCHITECTURE

FEKIS: A Fast Architecture-level Thermal Analyzer for Online Thermal Regulation
Pu Liu, Sheldon X.-D. Tan, Wei Wu, Murli Tirumala

An Analytical Model for the Upper Bound on Temperature Differences on a Chip
Sherwin Sharifi, Tajana Simunic Rosing

Power Management of Variation Aware Chip Multiprocessors
Abu Saad Papa, Madhu Mutyam
Low-Power Clock Distribution in a Multilayer Core 3D Microprocessor .......................... 423
Venkatesh Arunachalam, Wayne Burleson

Energy Efficient Synchronization Techniques for Embedded Architectures ......................... 429
Cesare Ferri, R. Iris Bahar, Tal Moreshet, Amber Viescas, Maurice Herlihy

SESSION 6B: ADC AND LDPC

12bits 40MHz Pipelined ADC with Duty-Correction Circuit ............................................. 435
Jaeyong Lee, Sungil Cho, Kwangsub Yoon

Comparison of Redundant Architectures for Two-Step ADCs ........................................... 439
Gian Nicola Angotzi, Massimo Barbaro, Paul G. A. Jaspers

Nonuniformly Quantized Min-Sum Decoder Architecture for Low-Density Parity-Check Codes ................................................................. 445
Daesun Oh, Keshab K. Parhi

Extended Layered Decoding of LDPC Codes ......................................................................... 451
Zhiqiang Cui, Zhongfeng Wang

Author Index