Proceedings of the 2005 European Conference on Circuit Theory and Design
Cork, Ireland
28 August – 2 September, 2005
volume III

Organized by the
Department of Microelectronic Engineering,
University College Cork, Ireland.
Volume III

Plenary Lecture

Plenary Lecture ................................................................. III-1

Alfred Fettweis (Ruhr-Universität Bochum, Germany)

Neural Network Applications

Neural Network Simulator for Circuit Modeling and Analysis Based on Fast Automatic Differentiation III-3

Ganesh Kumar Basnet, Masayuki Yamauchi and Mamoru Tanaka (Sophia University, Japan)

Realization of Limit Cycles by Neural Networks with Piecewise Linear Activation Function ........ III-7

Norikazu Takahashi, Tsuyoshi Yamakawa and Tetsuo Nishi (Kyushu University, Japan)

Artificial Immune Systems Based Sound Event Detection with CNN-UM .................. III-11

Jasper Stolte (Eindhoven University of Technology, The Netherlands) and György Cserey (Pázmány Péter Catholic University, Hungary)

Biomedical Electronics

An Improved, Very Long Time-Constant CMOS Integrator for Use in Implantable Neuroprosthetic Devices III-15

Jasonas F. Triantis and Andreas Demosthenous (University College London, UK)

Generation of Balanced Biphasic Stimulus Current with Integrated Blocking Capacitor ........ III-19

Xiao Liu and Andreas Demosthenous (University College London, UK)

Model-Based Design of a Bioimpedance Measurement System Using Direct Carrier Compensation .. III-23

Paul Annus (Tallinn University of Technology, Estonia), Jürgen Lamp (JR Medical, Estonia),

Mart Min and Toivo Paavle (Tallinn University of Technology, Estonia)

Analog and Mixed Signals and Sensors

A Novel CMOS Temperature Control System for Resistive Gas Sensor Arrays ............... III-27

Giuseppe Ferri, Nicola Guerrini, Vincenzo Stornelli and Carlo Catalani (Università di L'Aquila, Italy)

A Complete Front-End System Read-Out and Temperature Control for Resistive Gas Sensor Array .. III-31

Mattia Malfatti, Matteo Perenzoni, Nicola Viarani, Andrea Simoni, Leandro Lorenzelli (Center for Scientific and Technological Research, Italy) and Andrea Baschirotto (University of Lecce, Italy)

A Miniaturised Modular Platform For Wireless Sensor Networks ................................ III-35

John Barton, Brendan O’Flynn (Tyndall National Institute, Ireland),

Stephen Bellis (SensL Technologies, Ireland), Andrew Lynch, Michael Morris and Sean Cian O’Mathuna (Tyndall National Institute, Ireland)
Simulation Methods II

Analysis of Diode-Transistor Circuits Having Multiple DC Solutions ................................... III-39
Michał Tadeusiewicz and Stanisław Halgas (Technical University of Łódź, Poland)

New Admittance Matrix Descriptions for the Nullor with Application to Circuit Design ................ III-43
David G. Haigh (Imperial College London, UK) and
Paul M. Radmore (University College London, UK)

Geometrical Analysis of Two-Transistor Circuits with More than Three Operating Points ........... III-47
Martin Claus (Dresden University of Technology, Germany)

Power Circuits and Converters I

Novel Autonomous Current Mode One-Cycle Controller for PFC AC-DC Pre-Regulators ............ III-51
Abdelali El Aroudi, Roberto Giral, Javier Maixé, Javier Calvente and Luis Martínez-Salemé
(Universitat Rovira i Virgili, Spain)

Sliding Mode Control of a High Voltage DC-DC Buck Converter ........................................ III-55
Abdelali El Aroudi (Universitat Rovira i Virgili, Spain),
Bruno Robert (Université de Reims Champagne-Ardenne, France) and
Ramón Leyva (Universitat Rovira i Virgili, Spain)

Blind Source Separation for Improved Load Forecasting in the Power System .................... III-61
Krzysztof Siwek (Warsaw University of Technology, Poland),
Stanisław Osowski (Warsaw University of Technology and Military University of Technology,
Poland),
Ryszard Szupiluk (Warsaw School of Economics, Poland),
Piotr Wojewnik and Tomasz Zabkowski (PTC Era, Poland)

Signal Processing for Communication II

An Investigation of Coded OFDM and OFDM-CDMA Waveforms Utilizing Different Modulation Schemes on HF Multipath/Fading Channels .................................................. III-65
John W. Nieto (Harris RF Communications, USA)

System Requirements for OFDM Polar Transmitter .............................................................. III-69
Mikko Talonen and Saska Lindfors (Helsinki University of Technology, Finland)

Quality Improvement of Bone-Conducted Speech ............................................................... III-73
Tetsuya Shimamura and Takeshi Tomikura (Saitama University, Japan)

CNN Image Processing I

Tracking for a CNN Guided Robot .......................................................................................... III-77
Giovanni Egidio Pazienza (Universitat "Ramon Llull", Spain),
Pasqualino Giangrossi (Università di Roma "La Sapienza", Italy),
Sebastián Tortella (Universitat "Ramon Llull", Spain),
Marco Balsi (Università di Roma "La Sapienza", Italy) and
Xavier Vilasis-Cardona (Universitat "Ramon Llull", Spain)

Architecture Of Asynchronous Cellular Processor Array For Image Skeletonization ................ III-81
Aliaksei Lopich and Piotr Dudek (The University of Manchester, UK)
Image Processing Using Periodic Pattern Formation in Cellular Neural Networks .................. III-85
Taisuke Nishio and Yoshifumi Nishio (Tokushima University, Japan)

Distortion Analysis I
Reliability of Polynomial $I_{DS} - V_{GS} - V_{DS}$ Model Fitted Using Harmonic Balance Simulation ... III-89
Janne P. Aikio and Timo Rahkonen (University of Oulu, Finland)
Distortion Analysis of Three-Stage Amplifiers with Reversed Nested-Miller Compensation ......... III-93
Salvatore Omar Cannizzaro, Gaetano Palumbo and Salvatore Pennisi (University of Catania, Italy)
New Analytical Approach to Evaluate Harmonic Distortion in Nonlinear Feedback Amplifiers ...... III-97
Salvatore Omar Cannizzaro, Gaetano Palumbo and Salvatore Pennisi (University of Catania, Italy)

Analog Circuits IV
Explicit Design Equations for Class-E Power Amplifiers with Small DC-feed Inductance .......... III-101
Dusan Milosevic, Johan van der Tang and Arthur van Roermund (Eindhoven University of Technology, The Netherlands)
Design of Class E Amplifier with Any Output Q and Nonlinear Capacitance on MOSFET .......... III-105
Hiroo Sekiya, Yoji Arifuku, Hiroyuki Hase, Jianming Lu and Takashi Yahagi (Chiba University, Japan)
Guidelines for Designing Class-AB Output Stages ........................................ III-109
Walter Aloisi, Gianluca Giustolisi and Gaetano Palumbo (Università di Catania, Italy)

Simulation Methods III
General Solution of Linear Differential Equations by Using Differential Transfer Matrix Method ... III-113
Mohammad Hadi Eghlidi, Khashayar Mehrany and Bizhan Rashidian (Sharif University of Technology, Iran)
On the Transfer Matrix Synthesis of Two-dimensional Orthogonal Systems ....................... III-117
Marian S. Piekarski (Wrocław University of Technology, Poland) and Robert Wirski (Technical University of Koszalin, Poland)
Frequency Adjusting Numerical Technique for Oscillator Simulation .............................. III-121
Mark Gourary (Russian Academy of Sciences, Russia), Sergey Rusakov, Sergey Ulyanov, Michael Zharov (IPPM, Russian Academy of Sciences, Russia) and Brian Mulvaney and Kiran Gullapalli (Freescale Semiconductors, USA)

Power Circuits and Converters II
Output Power Control in a Power Combiner with Class-DE Amplifiers .............................. III-125
Juliusz Modzelewski and Mirosław Mikolajewski (Warsaw University of Technology, Poland)
Study of Parasitic and Stray Components Induced Ringings in Class E Power Amplifiers in MHz Range ... III-129
Hao Zhang, Siu Chung Wong, Chi K. Tse (Hong Kong Polytechnic University) and Xikui Ma (Xi'an Jiaotong University, China)

Optimization Procedure of Class E Amplifiers Using SPICE ............................................... III-133
Yuichi Tanji (Kagawa University, Japan), Hiroo Sekiya (Chiba University, Japan) and Hideki Asai (Shizuoka University, Japan)

Signal Processing for Communication III

Beamforming System for 3G and 4G Wireless LAN Applications ........................................ III-137
Dora Lee and Wai Tung Ng (University of Toronto, Canada)

A 0.67mm² 45-μW DSP VLSI Implementation of an Adaptive Directional Microphone for Hearing Aids ... III-141
Flavio Carbognani, Felix Bürgin, Luca Henzen, Herbert Koch, Hovig Magdassian and Christoph Pedretti (ETH Zürich, Switzerland)

A Downlink Beamforming in Consideration of Common Pilot and Phase Mismatch ..................... III-145
Byungjin Chun (University College Cork, Ireland)

CNN Image Processing II

Per-pixel Integration Time Controlled Image Sensor ............................................................... III-149
Ákos Zarándy, Péter Földesy and Tamás Roska (Hungarian Academy of Sciences, Hungary)

A Simple Variable λ Resistive Network Implementation ......................................................... III-153
Asko Kananen (Helsinki University of Technology, Finland), Ari Paasio (University of Turku, Finland) and Kari Halonen (Helsinki University of Technology, Finland)

Reversible Watermarking Technique Using Small-World Cellular Neural Network ................... III-157
Kazuya Tsuruta (Dai Nippon Printing, Japan) and Yoshifumi Nishio (Tokushima University, Japan)

Hybrid Lifting Scheme Using Discrete-Time Cellular Neural Networks for Lossless Image Coding . III-161
Hisashi Aomori (Sophia University, Japan), Tsuyoshi Otake (Tamagawa University, Japan), Nobuaki Takahashi (IBM, Japan) and Mamoru Tanaka (Sophia University, Japan)

A Cellular Neural Network Based Character Recognition System ........................................... III-165
Daniele Casali, Giovanni Costantini and Massimo Carota (University of Rome “Tor Vergata”, Italy)

A CNN for Biomedical Image Processing ............................................................................. III-169
Andrea Anzalone, Federico Bizzarri, Mauro Parodi and Marco Storace (University of Genoa, Italy)
Distortion Analysis II

The Effects of Digital Implementation on ZePoC CoDec

Stefano Santi, Matias Ballardini, Riccardo Rovatti (University of Bologna, Italy) and Gianluca Setti (University of Ferrara, Italy)

Simplified Workfunction Predistorter Noise Analysis

Troels Stadsgaard Nielsen (Aalborg University, Denmark), Saska Lindfors (Helsinki University of Technology, Finland) and Torben Larsen (Aalborg University, Denmark)

Analytical Approach for Analyzing Tapered Transmission Lines

Behnam Faraji, Mohammad Hadi Eghlidi, Khashayar Mehrany and Bihzad Rashidian (Sharif University of Technology, Iran)

Modeling and Analysis of a Relaxation Oscillator

Antonio Buonomo and Alessandro Lo Schiavo (Seconda Università degli Studi di Napoli, Italy)

Phase-Error Reduction Technique for Quadrature Ring Oscillators

Kazuya Yoshizaki, Shigetaka Takagi and Nobuo Fujii (Tokyo Institute of Technology, Japan)

The New Approach of Programmable Pseudo Fractional-N Clock Generator for GHz Operation with 50% Duty Cycle

Wei-Bin Yang (Industrial Technology Research Institute, Taiwan), Shu-Chang Kuo, Yuan-Hua Chu (SoC Technology Center, Industrial Technology Research Institute, Taiwan) and Kuo-Hsing Cheng (National Central University, Taiwan)

Analog Circuits V

A Software Toolbox for Constructing Ensembles of Heterogenous Linear and Nonlinear Models

Christian Merkwirth (Jagiellonian University, Poland), Jorg Wichard (Institute of Molecular Pharmacology, Germany) and Maciej Ogorzalek (AGH University of Science and Technology, Poland)

Diagnostics of Analog Systems Using Rough Sets

Piotr Bilski, Zbigniew Walczak and Jacek Wojciechowski (Warsaw University of Technology, Poland)

Multiple Fault Diagnosis in Analogue Circuits

Michal Tadeusiewicz and Stanislaw Hatgas (Technical University of Lodz, Poland)

The Collector-Base Resistance of a BJT

Nikolaos Terzopoulos, Khaled Hayateh, Bryan Hart and John F. Lidgey (Oxford Brookes University, UK)

Practical Considerations on Doughnut Transistors Design

Paula López Martínez (University of Santiago de Compostela, Spain), Matthias Oberst, Harald Neubauer, Hans Hauer (Fraunhofer Institut für Integrierte Schaltungen, Germany) and Diego Cabello Ferrer (University of Santiago de Compostela, Spain)

A Mixed-Mode Conditioning Circuit Designed for Adaptive Smart Sensing

Guillermo Zatorre-Navarro, Nicolds Medrano-Marqués and Santiago Celma-Pueyo (University of Zaragoza, Spain)
Circuit Optimization and Simulation Methods

Optimized Design of ECL Gates with a Power Constraint .......................... III-221
Afio Dario Grasso and Gaetano Palumbo (University of Catania, Italy)

Interconnect Simulation Using FDTD Method with Variable Mesh Size Technique ........ III-225
Hirofumi Suzuki, Hidemasa Kubota (Shizuoka University, Japan),
Takayuki Watanabe (University of Shizuoka, Japan) and
Hideki Asai (Shizuoka University, Japan)

A Systematic Design Procedure for High-Speed Opamp Performance Optimization ........ III-229
Matteo Perenzoni, Mattia Malfatti, Fabrizio De Nisi, David Stoppa (Center for Scientific and
Technological Research, Italy) and
Andrea Baschirotto (University of Lecce, Italy)

Ladder Network Modeling for Closed-Form Interconnect Time Delay Determination .......... III-233
Gialio Antonini and Giuseppe Ferri (University of l'Aquila, Italy)

Minimising Buffer Latency through Optimum Transistor P-to-N Ratio Scaling ................ III-237
Conor Buckley and Sverre Lidholm (University College Cork, Ireland)

Low Power, Low Complexity CMOS Multiple-Input Replicating Current Comparators and WTA/LTA
Circuits .................................................. III-241
Billy Tomatsopoulos and Andreas Demosthenous (University College London, UK)

Digital Filters and Filter Banks I

One Method for Linear Phase Lowpass IIR Filter Design .................................. III-245
Alfonso Fernandez-Vazquez and Gordana Jovanovic-Dolecek (Instituto Nacional de Astrofisica,
Optica y Electronica, Mexico)

Implementation of High-Speed Digit-Serial LDI Allpass Filters ............................. III-249
Krister Landernäs and Johnny Holmberg (Mälardalen University, Sweden)

Exact Convergence Analysis of Adaptive Filter Algorithms without Persistently Exciting Condition
Hideaki Sakai (Kyoto University, Japan)

Finite Impulse Response Filter Banks Realised using Switched Capacitor Technique .......... III-257
Rafal Dlugosz (Poznań University of Technology, Poland),
Pawel Pawlowski and Adam Dabrowski (Poznan University of Technology, Poland)

Time-Domain Distortion as Criterion for Design of IIR Hilbert Transformers ............... III-261
Goran Molnar and Mladen Vucic (University of Zagreb, Croatia)

A Simple Active Noise Control in Acoustic Duct ............................................. III-265
Lorant Burian and Peter Fuchs (Slovak University of Technology, Slovak Republic)

Signal Processing for Communication IV

Versatile Architectures for Decoding a Class of LDPC Codes ............................... III-269
Andrew Byrne, Emanuel Popovici (University College Cork, Ireland) and
Michael O'Sullivan (San Diego State University, USA)

Power and Delay Optimization for Network on Chip ...................................... III-273
Transconductance Amplifiers

A 92dB 560MHz 1.5V 0.35μm CMOS Operational Transconductance Amplifier .................. III-325
   Olujide Adeniran and Andreas Demosthenous (University College London, UK)

Simple CMOS 1/jω Inductive Transconductance Amplifier ................................. III-329
   Hervé Barthélemy and Matthieu Fillaud (University of Provence Aix-Marseille, France)

CMOS Class AB Single-to-Differential Transconductor ......................................... III-333
   Alfio Dario Grasso and Salvatore Pennisi (University of Catania, Italy)

A Tunable CMOS Transconductor for Ultra-low Gm with Wide Differential Input Voltage Range ... III-337
   Paolo Bruschi, Fabio Sebastianio, Nicolò Nizza (Università di Pisa, Italy) and
   Massimo Piotto (IEIIT - Sezione di Pisa - CNR, Italy)

VLSI Modeling III

Statistical Analysis of CMOS Current Reference ........................................ III-341
   Gianluca Giustolisi, Gaetano Palumbo (Università di Catania, Italy),
   Maurizio Gaibotti and Michelangelo Pisasale (ST Microelectronics, Italy)

Simplified Gate Level Noise Injection Models for Behavioral Noise Coupling Simulation .... III-345
   Jan Lundgren (Mid Sweden University, Sweden),
   Trond Ytterdal (Norwegian University of Science and Technology, Norway) and
   Mattias O'Nils (Mid Sweden University, Sweden)

The Electrochemical Transistor and Circuit Design Considerations .......................... III-349
   David Nilsson, Robert Forchheimer, Magnus Berggren and Nathaniel Robinson (Linköping
   University, Sweden)

Methods for Building Polynomial Device Models for Frequency Domain Nonlinear Analysis .... III-353
   Timo Rahkonen and Janne Aikio (University of Oulu, Finland)

Digital Filters and Filter Banks II

On the Structure of 2-Channel Paraunitary Finite Field Multirate Filter Banks .......... III-357
   Catriona M. Lucey and Colin C. Murphy (University College Cork, Ireland)

One Method for FIR Minimum-phase Multiplier-free Filter Design Based on Cosine and RRS Filters III-361
   Gordana Jovanovic Dolecek (Institute INAOE, Mexico),
   Vlatko Dolecek (University of Sarajevo, Bosnia and Herzegovina) and
   Isak Karabegovic (University of Bihać, Bosnia and Herzegovina)

Design of Digital All-pass Filters with Equal-Ripple Group Delay Frequency Response .... III-365
   Přemysl Žiža (Czech Technical University Prague, Czech Republic),
   Miroslav Vlček and Miloš Laipert (Czech Technical University in Prague, Czech Republic)

Fuzzy-Wavelet-Kalman Signal Reconstruction .................................................. III-369
   Nastoo Avesta (University of Turku, Finland)
Circuits and Systems III

Modelling Mismatch Effects in CMOS Translinear Loops and Current Mode Multipliers .......... III-373
Mirko Gravati and Maurizio Valle (University of Genova, Italy)

Reconstructing Positive Boolean Functions with Shadow Clustering ......................... III-377
Marco Muselli and Alfonso Quarati (Istituto di Elettronica e di Ingegneria dell’Informazione e
delle Telecomunicazioni, Italy)

A Learning Algorithm for Improving the Classification Speed of Support Vector Machines .......... III-381
Jun Guo, Norikazu Takahashi and Tetsuo Nishi (Kyushu University, Japan)

A Fast Active Quenching and Recharging Circuit for Single-Photon Avalanche Diodes .......... III-385
Rosario Mita, Gaetano Palumbo (University of Catania, Italy) and
Giorgio Fallica (ST microelectronics, Italy)

Circuits and Systems IV

Narrow BP Active-RC Filters with Reduced Power and Sensitivity ............................. III-389
Dražen Jurišić, Neven Mijat (University of Zagreb, Croatia) and
George S. Moschytz (Bar-Ilan University, Israel)

Multiresolution PWL Approximations ................................................................. III-393
Mauro Gaggero, Mauro Parodi and Marco Storace (University of Genoa, Italy)

Localized Growth and Functionalization of Silicon Nanowires for MEMS Sensor Applications .... III-397
Stephen Arnold (Naval Research Laboratory, The George Washington University, USA),
S.M. Prokes (Naval Research Laboratory, USA) and
Mona Zaghloul (The George Washington University, USA)

Shahram Minaei (Dogus University, Turkey),
Erkan Yuce and Oguzhan Cicekoglu (Bogazici University, Turkey)

Oscillators, Frequency Synthesizers and PLLs IV

Dynamical Patterns of Bang-Bang Phase-Locked Loops ............................................ III-405
Alexey Teplinsky (National Academy of Sciences, Ukraine),
Raymond Flynn and Orla Feely (University College Dublin, Ireland)

Accurate Modeling and Experimental Validation of an Injection-Locked Frequency Divider .......... III-409
David O’Neill, David Bourke, Zhipeng Ye and Michael Peter Kennedy (University College Cork,
Ireland)

Comments on the Effectiveness of the Szabo and Kolumban Solution to False Lock in a Sampling PLL
Frequency Synthesizer ......................................................................................... III-413
Michael Parle and Michael Peter Kennedy (University College Cork, Ireland)

Influence of a Coupling-Factor on the Spectrum of a Noisy Oscillator .......................... III-417
Keith O’Donoghue, James Gleeson and Michael Peter Kennedy (University College Cork,
Ireland)
Low Power Design

A Micropower Differential Charge-Balancing Switched-Capacitor Front-End for Capacitive Microaccelerometers ................................................................. III-421
Mika Kämäräinen, Mikko Saukoski and Kari Halonen (Helsinki University of Technology, Finland)

A Micropower 2 MHz CMOS Frequency Reference for Capacitive Sensor Applications .......... III-425
Matti Paavola, Mika Laiho, Mikko Saukoski and Kari Halonen (Helsinki University of Technology, Finland)

Impact of Process Parameter Variations on the Energy Dissipation in Adiabatic Logic .......... III-429
Juergen Fischer (Technical University Munich, Germany),
Ettore Amirante, Thomas Nirschl (Infineon Technologies, Germany),
Philip Teichmann, Stephan Henzler and Doris Schmitt-Landsiedel (Technical University Munich, Germany)

A Design Automation Tool for Low-power Signal Filters for Use in Sensor Interfaces .......... III-433
Didier Van Reeth and Georges Gielen (Katholieke Universiteit Leuven, Belgium)

Digital Filters and Filter Banks III

On Designing Minimax Adjustable Wideband Fractional Delay FIR Filters Using Two-rate Approach ...... III-437
Ewa Hermanowicz (Gdansk University of Technology, Poland) and
Hakan Johansson (Linköping University, Sweden)

Design Options of the Versatile Oversampling Two-Channel SBC-FDFMUX Filter Bank .......... III-441
Mohammed N. Abdulazizim and Heinz G. Göckler (Ruhr-Universität Bochum, Germany)

New Linearly Tapered Window and its Application to FIR Filter Design ............................ III-445
Chethan Visweswar and Sanjit Mitra (University of California Santa Barbara, USA)

A Single Chip Solution for Text-to-Speech Synthesis ....................................................... III-449
Ozan Aktan (Bogazici University and Vestel Consumer Electronics, Turkey),
Faik Baskaya (Georgia Institute of Technology, USA) and
Günhan Dündar (Bogazici University, Turkey)

Circuits and Systems V

A Low Voltage OTA Using MOSFET in the Triode Region and Cascode Current Mirror .......... III-453
Hiroki Sato, Akira Hyogo and Keitaro Sekine (Tokyo University of Science, Japan)

Power Reduction of ASIPs by Distributing the Workload on Several ASIP-Instances ............. III-457
Vijayakumar Kalyanaraman, Matthias Mueller, Sven Simon (Hochschule Bremen, Germany),
Mario Steinert and Holger Grysk (Infineon Technologies, Germany)

A Novel Technique for Estimating Harmonic and Inter-harmonic Frequencies in Power System Signals .... III-461
S. R. Naidu and Fabiano Costa (Universidade Federal de Campina Grande, Brazil)

A Detailed Complexity Model for Multiple Constant Multiplication and an Algorithm to Minimize the Complexity ................................................................. III-465
Kenny Johansson, Oscar Gustafsson and Lars Wanhammar (Linköping University, Sweden)

Author Index ............................................. III-469