# Table of Contents Volume I

Design, Automation and Test in Europe Conference and Exhibition — DATE 2005

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATE Executive Committee</td>
<td>xvi</td>
</tr>
<tr>
<td>Technical Program Chairs</td>
<td>xvii</td>
</tr>
<tr>
<td>DATE Sponsor Committee</td>
<td>xix</td>
</tr>
<tr>
<td>Technical Program Committee</td>
<td>xx</td>
</tr>
<tr>
<td>Reviewers</td>
<td>xxiv</td>
</tr>
<tr>
<td>Foreword</td>
<td>xxvii</td>
</tr>
<tr>
<td>Best Paper Awards</td>
<td>xxix</td>
</tr>
<tr>
<td>Tutorials</td>
<td>xxx</td>
</tr>
<tr>
<td>Master Courses</td>
<td>xxxiv</td>
</tr>
</tbody>
</table>

## Keynote Addresses

- **SoC in Nanoera: Challenges and Endless Possibility**  
  J. Kong  
  Page 2

- **Striking a New Balance in the Nanometer Era: First-Time-Right and Time-To-Market Demands Versus Technology Challenges**  
  G. Hughes  
  Page 3

### 1A: Partitioning and Optimisation for Reconfigurable Computing

**Moderators:** S. Vernalde, IMEC, BE; S. Vassiliadis, TU Delft, NL

- **A Register Allocation Algorithm in the Presence of Scalar Replacement for Fine-Grain Configurable Architectures**  
  N. Baradaran and P. Diniz  
  Page 6

- **Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization**  
  Y. Kim, M. Kiemb, C. Park, J. Jung, and K. Choi  
  Page 12

- **A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores Using Dynamic Hardware/Software Partitioning**  
  R. Lysecky and F. Vahid  
  Page 18

- **Reconfigurable Elliptic Curve Cryptosystems on a Chip**  
  R. Cheung, W. Luk, and P. Cheung  
  Page 24

## Interactive Presentations

- **An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs**  
  R. Rodrigues and J. Cardoso  
  Page 30

- **FPGA Architecture for Multi-Style Asynchronous Logic**  
  N. Huot, H. Dubreuil, L. Fesquet, and M. Renaudin  
  Page 32
1B: Hot Topic — Analogue/Digital Circuit Design in 65nm: End of the Road
Organiser/Moderator: G. Gielen, KU Leuven, BE
Speakers: G. Gielen, KU Leuven, BE; W. Dehaene, KU Leuven, BE; D. Drexelmayr, Infineon, AT; E. Janssens, STMicroelectronics, BE; T. Vucurevich, Cadence, US; K. Maex, IMEC, BE; P. Christie, Philips, NL

Analog and Digital Circuit Design in 65 nm CMOS: End of the Road? .......................................................... 36
G. Gielen, W. Dehaene, P. Christie, D. Draxelmayr, E. Janssens, K. Maex, and T. Vucurevich

1C: SoC Design-for-Test
Moderators: E. Larsson, Linkoping U, SE; R. Dorsch, IBM, DE

On-Chip Test Infrastructure Design for Optimal Multi-Site Testing of System Chips ........................................ 44
S. Goel and E. Marinissen
Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores .......................................................... 50
A. Sehgal, F. Liu, S. Ozev, and K. Chakrabarty

Interactive Presentation
Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture ......................... 62
A. Amory, M. Lubaszewski, F. Moraes, and E. Moreno

1E: Embedded Tutorial — Cross-Pollination between HW and SW —
Hard Lessons for Software, and Vice Versa
Organiser: G. Martin, Tensilica, US
Moderator: L. Lavagno, Politecnico di Torino, IT

The Challenges of Hardware Synthesis from C-like Languages .......................................................... 66
S. Edwards

Software Thread Integration and Synthesis for Real-Time Applications .................................................. 68
A. Dean

Applying UML and MDA to Real Systems Design ........................................................................... 70
I. Oliver

1F: Low Power Design with Error Tolerance
Moderators: C. Piguet, CSEM, CH; A. Macii, Politecnico di Torino, IT

Energy Bounds for Fault-Tolerant Nanoscale Designs ............................................................................... 74
D. Marculescu

DVS for On-Chip Bus Designs Based on Timing Error Correction .................................................. 80
H. Kaul, D. Sylvester, D. Blaauw, T. Mudge, and T. Austin

Joint Power Management of Memory and Disk ........................................................................... 86
L. Cai and Y.-H. Lu
Assertion-Based Design Exploration of DVS in Network Processor Architectures

2A: Scheduling and Synthesis for Reconfigurable Computing
Moderators: F. Kurdahi, UC Irvine, US; C. Passerone, Politecnico di Torino, IT

Instruction Scheduling for Dynamic Hardware Configuration
E. Panainte, K. Bertels, and S. Vassiliadis

A Hybrid Prefetch Scheduling Heuristic to Minimize at Run-Time the Reconfiguration Overhead of Dynamically Reconfigurable Hardware
J. Resano, D. Mozos, and F. Catthoor

Optimized Generation of Data-Path from C Codes for FPGAs
Z. Guo, B. Buyukkurt, W. Najjar, and K. Vissers

2B: Analogue Simulation, Placement and Statistical Analysis
Moderators: G. Vandersteen, IMEC, BE; H. Graeb, TU Munich, DE

Time-Domain Simulation of Sampled Weakly Nonlinear Systems Using Analytical Integration and Orthogonal Polynomial Series
E. Martens and G. Gielen

Hierarchical Variance Analysis for Analog Circuits Based on Graph Modelling and Correlation Loop Tracing
F. Liu, J. Flomenberg, D. Yasaratne, and S. Ozev

On Statistical Timing Analysis with Inter and Intra-die Variations
H. Mangassarian and M. Anis

Multi-Placement Structures for Fast and Optimized Placement in Analog Circuit Synthesis
R. Badaoui and R. Vemuri

2C: Analogue and Gigahertz Test
Moderators: A. Chatterjee, Georgia Institute of Technology, US; J. Carbonero, STMicroelectronics, FR

On-Chip Multi-Channel Waveform Monitoring for Diagnostics of Mixed-Signal VLSI Circuits
K. Noguchi and M. Nagata

Low-Cost Multi-Gigahertz Test Systems Using CMOS FPGAs and PECL
D. Keezer, C. Gray, A. Majid, and N. Taher

Noise Figure Evaluation Using Low Cost BIST
M. Negreiros, L. Carro, and A. Susin

Specification Test Compaction for Analog Circuits and MEMS
S. Biswas, R. Blanton, L. Pileggi, and P. Li

Interactive Presentations

Optimising Test Sets for a Low Noise Amplifier with a Defect-Oriented Approach
V. Danelon, J. Carbonero, R. Kheriji, and S. Mir

IEEE 1149.4 Compatible ABMs for Basic RF Measurements
P. Syri, J. Hakkinen, and M. Moilanen
Fault-Trajectory Approach for Fault Diagnosis on Analog Circuits
C. Savioli, C. Czendrodi, J. Calvano, and A. Mesquita

2E: Ubiquitous Computing: Security and Energy Aspects
Secure Embedded Processing through Hardware-Assisted Run-time Monitoring
D. Arora, N. Jha, S. Ravi, and A. Raghunathan
Energy-Aware Routing for E-Textile Applications
J.-C. Kao and R. Marculescu
LORD: A Localized, Reactive and Distributed Protocol for Node Scheduling in Wireless Sensor Networks
A. Ghosh and T. Givargis
Energy Efficiency of the IEEE 802.15.4 Standard in Dense Wireless Microsensor Networks:
Modeling and Improvement Perspectives
B. Bougard, F. Catthoor, D. Daly, A. Chandrakasan, and W. Dehaene

Interactive Presentation
Lifetime Modeling of a Sensor Network
V. Rai and R. Mahapatra

2F: Power Aware Design in DSM Technology
A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs
J. Rosselló, V. Canals, S. Bota, J. Segura, and A. Keshavarzi
Activity Packing in FPGAs for Leakage Power Reduction
H. Hassan, M. Anis, A. El Daher, and M. Elmasry
Simultaneous Partitioning and Frequency Assignment for On-chip Bus Architectures
S. Srinivasan, L. Li, and N. Vijaykrishnan
Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits
S. Mukhopadhyay, S. Bhunia, and K. Roy

Interactive Presentation
Leakage-Aware Interconnect for On-Chip Network
Y.-F. Tsai, V. Narayaynan, Y. Xie, and M. Irwin

3A: Reconfigurability in MPSoC
Moderators: K. Goossens, Philips Research, NL; P. Ienne, EPFL, CH
Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles
V. Nollet, T. Marescaux, P. Avasare, J.-Y. Mignolet, and D. Verkest
Symmetric Multiprocessing on Programmable Chips Made Easy
A. Hung, W. Bishop, and A. Kennings
A Complete Network-On-Chip Emulation Framework
N. Genko, G. De Micheli, D. Atenza, J. Mendias, R. Hermida, and F. Catthoor

Interactive Presentations

Low Cost Task Migration Initiation in a Heterogeneous MP-SoC
V. Nollet, P. Avasare, J.-Y. Mignolet, and D. Verkest

Predictable Embedding of Large Data Structures in Multiprocessor Networks-On-Chip
S. Stuijk, T. Basten, B. Mesman, and M. Geilen

3B: Analogue, Mixed-Signal and RF Circuits and Systems
Moderators: T. Ifström, Robert Bosch, DE; A. Rodriguez, IMSE-CNM, ES

Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator
Clock-Recovery Circuit
P. Muller, Y. Leblebici, M. Atarodi, and A. Tajalli

MINLP Based Topology Synthesis for Delta Sigma Modulators Optimized for
Signal Path Complexity, Sensitivity and Power Consumption
H. Tang, Y. Wei, and A. Doboli

Simulation Methodology for Analysis of Substrate Noise Impact on Analog / RF Circuits
Including Interconnect Resistance
C. Soens, P. Wambacq, G. Van Der Plas, and S. Donnay

Interactive Presentations

Systematic Figure of Merit Computation for the Design of Pipeline ADC
L. Barrandon, S. Crand, and D. Houzet

Designer-Driven Topology Optimization for Pipelined Analog to Digital Converters

3C: Reliability at the Very Deep Sub-Micron Region
Moderators: C. Metra, Bologna U, IT; R. Leveugle, TIMA Laboratory, FR

Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices
S. Krishnaswamy, G. Viamontes, I. Markov, and J. Hayes

Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits
Y. Dhillon, A. Diril, and A. Chatterjee

Improving the Process-Variation Tolerance of Digital Circuits Using Gate Sizing and
Statistical Techniques
O. Neiroukh and X. Song

Circuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown
J. Carter, S. Ozev, and D. Sorin
Interactive Presentations

An Accurate SER Estimation Method Based on Propagation Probability
G. Asadi and M. Tahoori

Techniques for Fast Transient Fault Grading Based on Autonomous Emulation
C. López-Ongil, M. García-Valderas, M. Portela-García, and L. Entrena-Arrontes

3E: Techniques for IP-Based Design

TDMA Time Slot and Turn Optimization with Evolutionary Search Techniques
A. Hamann and R. Ernst

Scheduling of Soft Real-Time Systems for Context-Aware Applications
J. Wong, F. Li, W. Liao, L. He, and M. Potkonjak

Model Reuse through Hardware Design Patterns
F. Rincón, F. Moya, J. Barba, and J. López

A Public-Key Watermarking Technique for IP Designs
A. Abdel-Hamid, S. Tahar, and E. Aboulhamid

Interactive Presentation

Design of a Virtual Component Neutral Network-on-Chip Transaction Layer
P. Martin

3F: HW/SW Solutions for Low Power Multimedia Systems
Moderators: J. Henkel, Karlsruhe U, DE; W. Nebel, OFFIS, DE

Quality-Driven Proactive Computation Elimination for Power-Aware Multimedia Processing
S. Yardi, M. Hsiao, T. Martin, and D. Ha

HEBS: Histogram Equalization for Backlight Scaling
A. Iranli, H. Fatemi, and M. Pedram

Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach
U. Ogras and R. Marculescu

A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors
T. Ishihara and F. Fallah

4A: Embedded System Partitioning and Validation
Moderators: F. Petrot, Pierre et Marie Curie U, Paris VI, FR; H. Hsieh, UC Riverside, US

Design Space Exploration for Dynamically Reconfigurable Architectures
B. Miramond and J.-M. Delosme

A Dependability-Driven System-Level Design Approach for Embedded Systems
A. Jhumka, S. Klaus, and S. Huss
A Time Slice Based Scheduler Model for System Level Design
V. Shah, C. Passerone, L. Lavagno, and Y. Watanabe

A Prediction Packetizing Scheme for Reducing Channel Traffic in Transaction-Level Hardware/Software Co-Emulation

A. Gadkari and S. Ramesh

Interactive Presentation

A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms
G. Stitt and F. Vahid

4B: Logic Synthesis
Moderators: M. Berkelaar, Magma Design Automation, NL; T. Villa, DIEGM — Udine U, IT

Statistical Timing Based Optimization Using Gate Sizing
A. Agarwal, K. Chopra, and D. Blaauw

An Efficient Algorithm for Finding Double-Vertex Dominators in Circuit Graphs
M. Teslenko and E. Dubrova

SAT-Based Complete Don’t-Care Computation for Network Optimization
A. Mishchenko and R. Brayton

Efficient Solution of Language Equations Using Partitioned Representations
A. Mishchenko, R. Brayton, R. Jiang, T. Villa, and N. Yevtushenko

DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement
G. Bouesse, M. Renaudin, S. Dumont, and F. Germain

Interactive Presentations

Bound Set Selection and Circuit Re-Synthesis for Area/Delay Driven Decomposition
A. Martinelli and E. Dubrova

Uniformly-Switching Logic for Cryptographic Hardware
I. Markov and D. Maslov

Exact Synthesis of 3-qubit Quantum Circuits from Non-Binary Quantum Gates Using Multiple-Valued Logic and Group Theory
G. Yang, W. Hung, X. Song, and M. Perkowski

4C: Defect Detection and Characterisation

Memory Testing under Different Stress Conditions: An Industrial Evaluation
A. Majhi, M. Azimane, G. Gronthoud, M. Lousberg, S. Eichenberger, and F. Bowen

Worst-Case and Average-Case Analysis of n-Detection Test Sets
I. Pomeranz and S. Reddy
Defect Aware Test Patterns


Computational Intelligence Characterization Method of Semiconductor Device

E. Liau and D. Schmitt-Landsiedel

Interactive Presentations

A New Embedded Measurement Structure for eDRAM Capacitor

L. Lopez, D. Née, and J. Portal

Smart Temperature Sensor for Thermal Testing of Cell-Based ICs

S. Bota, M. Rosales, J. Rosseló, and J. Segura

4E: Real-Time Scheduling

Moderators: S. Baruah, North Carolina U, US; J.-D. Decotignie, CSEM, CH

An Approximation Algorithm for Energy-Efficient Scheduling on a Chip Multiprocessor

C.-Y. Yang, J.-J. Chen, and T.-W. Kuo

Energy-Efficient, Utility Accrual Real-Time Scheduling Under the Unimodal Arbitrary Arrival Model

H. Wu, B. Ravindran, and E. Jensen

Context-Aware Scheduling Analysis of Distributed Systems with Tree-Shaped Task-Dependencies

R. Henia and R. Ernst

A New Task Model for Streaming Applications and its Schedulability Analysis

S. Chakraborty and L. Thiele

Efficient Feasibility Analysis for Real-Time Systems with EDF Scheduling

K. Albers and F. Slomka

Interactive Presentation

Unified Modeling of Complex Real-Time Control Systems

H. He, Y.-F. Zhong, and C.-L. Cai

4F: SoC Power Optimisation

Moderators: M. Poncino, Verona U, IT; R. Zafalon, STMicroelectronics, IT

Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique

C. Marcon, A. Susin, N. Calazans, F. Moraes, F. Hessel, and I. Reis

Exploring Energy/Performance Tradeoffs in Shared Memory MPSoCs: Snoop-Based Cache Coherence vs. Software Solutions

M. Loghi and M. Poncino

Quasi-Static Voltage Scaling for Energy Minimization with Time Constraints

A. Andrei, P. Eles, Z. Peng, M. Schmitz, and B. Al Hashimi

Tag Overflow Buffering: An Energy-Efficient Cache Architecture

P. Azzoni, M. Loghi, and M. Poncino
Interactive Presentations

Q-DPM: An Efficient Model-Free Dynamic Power Management Technique ........................................... 526
   M. Li, X. Wu, R. Yao, and X. Yan

Hardware Accelerated Power Estimation ................................................................. 528
   J. Coburn, S. Ravi, and A. Raghunathan

4G: Embedded Tutorial — Platforms and Tools for Automotive System Design

Organiser/Moderator: J. Bortolazzi, DaimlerChrysler, DE

Integrated Electronics in the Car and the Design Chain Evolution or Revolution? .................................... 532
   A. Sangiovanni-Vincentelli

A New Approach to Component Testing .................................................................................. 534
   H. Brinkmeyer

Process Oriented Software Quality Assurance — An Experience Report in Process Improvement —
OEM Perspective .............................................................................................................. 536
   T. Illgen and S. Ortmann

Embedded Automotive System Development Process Steer-by-Wire System .................................. 538
   J. Langenwalter

5A: System Level Languages, Verification and Simulation

Moderators: P. Ellervee, TU Tallinn, ES; S. Singh, Microsoft, US

Functional Validation of System Level Static Scheduling .................................................. 542
   S. Abdi and D. Gajski

Defining an Enhanced RTL Semantics ............................................................................ 548
   S. Zhao and D. Gajski

RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC ............. 554
   H. Hassan, K. Sakanushi, Y. Takeuchi, and M. Imai

Design for Verification of SystemC Transaction Level Models .............................................. 560
   A. Habibi and S. Tahar

Interactive Presentations

Systematic Transaction Level Modeling of Embedded Systems with SystemC ...................... 566
   W. Klingauf

Modeling and Verification of Globally Asynchronous and Locally Synchronous Ring Architectures 568
   S. Dasgupta and A. Yakovlev
5B: Panel Session — Semiconductor Industry Disaggregation vs. Reaggregation: Who will be the Shark?
Organiser: Y. Zorian, Virage Logic, US
Moderator: J. Barr, Buckingham Capital, US

Semiconductor Industry Disaggregation vs Reaggregation: Who will be the Shark? 572
Y. Zorian, J. Barr, D. Wassung, J. Ensel, G. Stark, M. Gianfagna, K. Ruparel, A. de la Haye

5C: Reliable Memory Design
Moderators: D. Gizopoulos, Piraeus U, GR; M. Sonza Reorda, Politecnico di Torino, IT

An Efficient Transparent Test Scheme for Embedded Word-Oriented Memories 574
J.-F. Li, T.-W. Tseng, and C.-L. Wey

On the Analysis of Reed Solomon Coding for Resilience to Transient/Permanent Faults in Highly Reliable Memories 580
L. Schiano, M. Ottavi, F. Lombardi, S. Pontarelli, and A. Salsano

Increasing Register File Immunity to Transient Errors 586
G. Memik, M. Kandemir, and O. Ozturk

An Efficient BICS Design for SEUs Detection and Correction in Semiconductor Memories 592
B. Gill, M. Nicolaidis, F. Wolff, C. Papachristou, and S. Garverick

5E: Execution-Time Analysis
Moderators: P. Puschner, TU Vienna, AT; G. Fohler, Malardalen U, SE

Influence of Memory Hierarchies on Predictability for Time Constrained Embedded Software 600
L. Wehmeyer and P. Marwedel

Automatic Timing Model Generation by CFG Partitioning and Model Checking 606
I. Wenzel, B. Rieder, R. Kirner, and P. Puschner

A Contribution to Branch Prediction Modeling in WCET Analysis 612
C. Burguière and C. Rochange

Interactive Presentations

Verifying Safety-Critical Timing and Memory-Usage Properties of Embedded Software by Abstract Interpretation 618
C. Ferdinand and R. Heckman

5F: Battery and Current Considerations in CMOS Design

An Iterative Algorithm for Battery-Aware Task Scheduling on Portable Computing Platforms 622
J. Khan and R. Venuri

Design Method for Constant Power Consumption of Differential Logic Circuits 628
K. Tiri and I. Verbauwhede
Interactive Presentations

Area-Efficient Selective Multi-Threshold CMOS Design Methodology for Standby Leakage Power Reduction

T. Kitahara, N. Kawabe, F. Minami, K. Seta, and T. Furusawa

Hotspot Prevention through Runtime Reconfiguration in Network-On-Chip

G. Link and N. Vijaykrishnan

Power-Performance Trade-offs in Nanometer-Scale Multi-Level Caches Considering Total Leakage

R. Bai, N.-S. Kim, T. Kgil, T. Mudge, and D. Sylvester

5G: Panel Session — Automotive System Architectures
Organiser/Moderator: J. Bortolazzi, DaimlerChrysler, DE
Speakers: J.-L. Maté, SiemensVDO, FR; J. Becker, Karlsruhe U, DE; C. Morgano, Microsoft Europe

Panel Session — Automotive System Architectures

J. Bortolazzi, J.-L. Maté, J. Becker, and C. Morgano

5K: Keynote

Automotive System Design — Challenges and Potential

H. Heinecke

Author Index