CHIPCON™ ’97 Table of Contents

Chip Scale Package Solutions - The Pro’s and Con’s ............................................... 1
Steve Greathouse - Intel Corporation

New CSP Developments and Applications ................................................................. 10
E. Jan Vardaman, Thomas Goodman - TechSearch International

Strategy of Fine Pitch BGA Development in NEC and its Application ....................... 14
Toshio Oishi, Hiroyuki Nakajima - NEC Corporation Japan

Ceramic CSP: A Low Cost, Adaptive Interconnect, High Density Technology .................. 18
Robert Lanzone - KYOCERA Technology Development Center

Environmental Qualification Testing of Chip-Scale and Chip-Size BGA Devices ............... 42
Vern Solberg - Tessera, Inc.

Effects of Chip Scale Packages on the Electronics Manufacturing ............................ 50
Petri Savolainen - Nokia Research Center

A Review of Chip Scale Package Assembly Reliability ............................................. 57
Dr. Reza Ghaffarian - Jet Propulsion Laboratory, California Institute of Technology

Evolution of the GE-LM Chip-on-Flex Process ......................................................... 68
Dr. W.R. Kritzler, P. Kraft, A. Carusi - Lockheed Martin;
R.A. Fillion, D.M. Shaddock - GE CRD

Excimer Laser Systems for High Volume Via Drilling Applications ............................ 74
Jeffrey P. Sercel - JPSA Associates, Inc.

On-Line Monitoring of Chemical Processes in Electronic Components Manufacturing .......... 86
Hanna Wikiel, Cheryl Manger, Denis Hazebrouck,
Kazimierz Wikiel - Technic, Inc.

Updates on Worldwide Chip Scale Packaging .......................................................... 101
Tom C. Chung - Tandem Computers Inc.; Claude Hilbert - MCC

A Critical Review of Chip Scale Packaging ............................................................. 110
J. Simon, J. Auersperg, H. Reichl - TU-Berlin

On the Metallurgical Reliability of Bond Ribbons in microBGA Package ....................... 120
Rao Mahidhara, Vern Solberg, Tom DiStefano - Tessera, Inc.
Overview of Substrate Technologies for Chipscale Packages
Larry Moresco, Gary Dudeck, Michael P. Skinner, Peter Mathews - MicroModule Systems

A User-Focused Chip Scale Packaging Solution
Corey Koehler, Ted Tessier, Jon Aday, Bill Blood, Yifan Guo, Greg Hayes, Lih-Tyng Hwang, Jan Kellar, Scott Lindsey, Richard Llewellyn, Marc Mangrum, Justin Poarch, Chris Solis, Dave Spigler, Sue Teng, Mark Veatch - Motorola Advanced Interconnect Systems Laboratories; Tom Gregorich - CPSTG Motorola

The Chip Scale Packaging Task Force - Users and Manufacturers Working Together
Katarina Boustedt, Per-Erik Tegehall - IVF Sweden

Advances in LTCC for Flip Chip and Chip Scale Packaging
Steven E. Annas - Vis Pro Corporation

High-Performance Production Contactors for Fine-Pitch Integrated Circuits
James J. Brandes - PrimeYield Systems Inc.

A New CSP-Technology based on Chip on Flex
G. Azdasht, E. Jung, E. Zakel, H. Reichl - FhG/IZM; P. Kasulke - Pac Tech, Packaging Technologies GmbH

Amkor/Anam Update on Chip Scale BGA
Paul Hoffman, Richard Cooley - Amkor Electronics; Bob Eddy - Amkor/Anam Advanced Packaging, Philippines

Chip Scale Packaging Versus Flip Chip Devices
Ray Fillion, Bill Burdick, Hemant Kadapia, Ron Kolc - GE Corporate Research Center