## INVITED PAPERS

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>R&amp;D in analog circuits: Possibilities and needed support</td>
<td>1</td>
</tr>
<tr>
<td>Yannis P. Tsividis, NTUA, Greece</td>
<td></td>
</tr>
<tr>
<td>Challenges in Testing of Mixed Mode Analog/Digital IC's</td>
<td>16</td>
</tr>
<tr>
<td>Wojciech Maly, Carnegie Mellon University, USA</td>
<td></td>
</tr>
<tr>
<td>Applications of mixed analog/digital design</td>
<td>27</td>
</tr>
<tr>
<td>B. J. Hosticka, Fraunhofer-Duisburg, Germany</td>
<td></td>
</tr>
<tr>
<td>Mixed Signal Circuits: Overview of a flexible design methodology</td>
<td>35</td>
</tr>
<tr>
<td>using BICMOS processes</td>
<td></td>
</tr>
<tr>
<td>Christian Caillon, SGS-Thomson Microelectronics, France</td>
<td></td>
</tr>
<tr>
<td>Future of Battery Operated Systems</td>
<td>45</td>
</tr>
<tr>
<td>Juha Rapeli, Nokia Mobile Phones, Finland</td>
<td></td>
</tr>
<tr>
<td>Industrial Application of High Level Design Tools in Large Computer System Development</td>
<td>46</td>
</tr>
<tr>
<td>Jean Pierre Tual, H.N. Nguyen, Bull, France</td>
<td></td>
</tr>
<tr>
<td>Analog Electronic Neural Networks</td>
<td>57</td>
</tr>
<tr>
<td>H. P. Graf, AT&amp;T Bell Laboratories, USA</td>
<td></td>
</tr>
<tr>
<td>High Level Design Strategies for Architectural Synthesis</td>
<td>61</td>
</tr>
<tr>
<td>Norbert Wehn, University of Darmstadt and Siemens AG, Germany</td>
<td></td>
</tr>
<tr>
<td>Michael Payer, Siemens Corporate Research and Development, Germany</td>
<td></td>
</tr>
</tbody>
</table>

Papers are listed in the order of presentation at the conference.
Authors index see page 355.
## CONTRIBUTED PAPERS

### Monday, September 21

#### Session 1: Analog Filters

**11.30** A Low-Power Low-Voltage Second-Order High-Pass Butterworth Leapfrog Filter  
Wouter A. Serdijn  
Delft University of Technology, The Netherlands  

**11.50** Integrated Continuous-Time Balanced Filters for 16-BIT DSP Interfaces  
A.M. Durham, W. Redman-White  
Southampton University, United Kingdom  

**12.10** A Novel SFG Structure for C-T Highpass Filters  
Ivan Riis Nielsen  
Technical University of Denmark  

**12.30** A 2µm CMOS 5th Order Low-pass Continuous-Time Filter for Video-Frequency Applications  
B. Stefanelli, A. Kaiser  
ISEN, France  

#### Session 2: Converters

**14.50** Current controlled multi-step CMOS video data converters  
Leif Hanssen  
Norwegian Telecom Research, Norway  

**15.10** A Low-Power 8 BIT 13.5 MHZ Video CMOS ADC for Visiophony ISDN Applications  
A. Abrial, J. Bouvier, J.M. Fournier, P. Senn  
Centre National d'Etudes des Télécommunications, France  

#### Session 2: Converters (Cont'd)

**16.30** A Stable 4th-Order Delta-Sigma Modulator with an FIR predictor  
Toshiyuki Okamoto, Yuichi Maruyama, Akira Yukawa  
NEC Corporation, Japan  

**16.50** A Versatile Low Power Oversampled A/D Converter  
Olivier Nys, Evert Dijkstra  
Centre Suisse d'Electronique et de Microtechnique S.A., Switzerland  

**17.10** Design of a Second Order CMOS Sigma-Delta A/D Converter with a 150 MHz Clock Rate  
B. Hallgren  
CERN, Switzerland
Session 1: Testing

11.30 Testable Switched-Capacitor Filters
J.L. Huertas, A. Rueda, D. Vazquez
Universidad de Sevilla, Spain

11.50 A Pragmatic Approach to Testing Mixed Analogue/Digital Circuits
G. Russell, G.A. Pettit
The University Newcastle upon Tyne, United Kingdom

12.10 Optimized Design for Test Techniques Applied to Embedded Mixed Mode Macros
S. Allott, J. Raczkowycz
The Polytechnic of Huddersfield, United Kingdom

12.30 A Comparison of DC and Transient Response Tests for Analogue Circuits
D. Taylor, P.S.A. Evans, T.I. Pritchard
The Polytechnic of Huddersfield, United Kingdom

Session 2: Special Functions

14.50 A Nonvolatile Analog Programmable Voltage Source using the VIPMOS EEPROM Structure.
Gijs van Steenwijk, Gertjan J. Hemink, Rob J.G. Koomen, Hans Wallinga
The University of Twente, The Netherlands

15.10 A Short Term Analogue Memory
Peter Shah
Technical University of Denmark

Session 3: Memories

16.30 A 33-ns 64-Mb DRAM with Master-Wordline Architecture
Duane Galbi, Klaus Althoff, Rich Parent, Oliver Kiehl, Russ Houghton, Fergal Bonner, Mike Killian, Adam Wilson, Klaus Lau, Mike Clinton, Dave Chapman, Horst Fischer
IBM Technology Products + Siemens Components Inc., USA

16.50 A High-Speed, Threshold-Voltage-Mismatch Compensation Sense Amplifier for Gb-scale DRAM Arrays
Central Research Laboratory, Hitachi Ltd., Japan

17.10 Circuit and Architectural Optimization of Static Memories
Veronika Eisele¹,², Doris Schmitt-Landsiedel²¹
Technical University of Munich,¹ Siemens AG, Germany
Session 1: Image Processing

11.30  OPTIC- A High Performance Image Processor 143
      P. Maguire, F. Griffin, M. O'Sullivan, J.O'Brien
      Silicon & Software Systems, Ireland

11.50  A CMOS Resistive-fuse Processor for 2-D Image Acquisition,
      Smoothing, and Segmentation 147
      Paul C. Yu, Hac-Seung Lee
      Massachusetts Institute of Technology, USA

12.10  An Addressable 256 x 256 Photodiode Image Sensor Array with
      an 8-bit Digital Output 151
      Christer Jansson, Per Ingelhag, Christer Svensson, Robert Forchheimer
      Linköping University, Sweden

12.30  A 40 x 40 CCD/CMOS AVD processor for use in A Stereo Vision System 155
      J. Mikko Hakkarainen, H.-S. Lee
      Massachusetts Institute of Technology, USA

Session 1: Image Processing (Cont’nd)

14.50  The NCP Retina: An Imager, a Halftoner and a Micro-grained Array
      Processor on the same Chip 159
      Thierry M. Bernard¹, Bertrand Zavidovique¹, Francis Devos²¹
      ETCA/CREA/SP, ²Université de Paris Sud, France

15.10  A Parallel Analog CMOS Signal Processor for
      Image Contrast Enhancement 163
      T. Shimmi¹, H. Kobayashi², T. Yagi¹, T. Sawaji³, T. Matsumoto¹,
      A.A. Abidi² Waseda University, Japan, ³University of California, ³Yokogawa
      Electric Corporation, Japan, ⁴Kyushu Institute of Technology, Japan

Session 2: Yield optimization

16.30  YIELD: High Performance Analog Circuit Design With Regard to
      Statistical Aspects 167
      R. Weissenfels, J. Oehm, K. Schumacher
      Universität Dortmund, Germany

16.50  Yield optimization of analog ICs using 2-step analytic modeling methods 171
      Carlo Guardiani, Primo Scandolara, Jacques Benkoski, Germano Nicollini
      SGS-Thomson Microelectronics, Italy
Tuesday, September 22

Session 1: Amplifiers

09.30  Indirect Current Feedback Instrumentation Amplifier with a common Mode input Range that includes the negative Rail  
Bernard J. van den Dool, Johan H. Huijsing  
Delft University of Technology, The Netherlands  

09.50  A High Frequency CMOS power Buffer with extended Linearity  
G. Caiulo1, F. Maloberti, G. Palmisano, S. Portaluri  
University of Pavia, Italy, 1Italtel SIt, Italy

Session 1: Amplifiers (Cont'd)

11.10 Simplified Class AB Control Circuits for Rail to Rail Output Stages of Operational Amplifiers  
W.C.M. Renirie, J.H. Huijsing  
Delft University of Technology, The Netherlands  

11.30 Extension of the Input Common-Mode Range beyond the Supply Rails of Operational Amplifiers and Comparators  
Gert van der Horn, Johan H. Huijsing  
Delft University of Technology, The Netherlands

11.50 A CMOS Low Distortion Fully Differential Power Amplifier with Double Nested Miller Compensation  
S. Pernicil1, G. Nicollini1, R. Castello2  
1ST Microelectronics, 2University of Pavia, Italy

12.10 Simplified Low-Voltage and Low-Power bipolar OpAmp with Non-linear Class-AB Rail-to-Rail Output Stage  
Martijn Bredius, Johan H. Huijsing  
Delft University of Technology, The Netherlands

Session 2: Neural Networks

14.30 SeeHear System: A New Implementation  
Yong Cao, Sven Mattisson, Christian Björk  
Lund University, Sweden

14.50 An Experimental Analog VLSI Neural Chip with On-Chip Back-Propagation Learning  
Maurizio Valle, Daniele D. Caviglia, Giacomo M. Bisio  
University of Genoa, Italy

15.40 A Pattern Recognition Demonstrator based on a Silicon neural Chip  
D. Del Corso, F. Gregoretti, L.M. Reyneri, A. Allasia  
Politecnico di Torino, Italy

16.00 A Neuron and Synapse Chip for Artificial Neural Networks  
John A. Lansner and Torsten Lehmann  
Technical University of Denmark
Session 1: Digital

09.30 A 622Mbps 8x8 ATM Switch Chip Set with Shared Multi-Buffer Architecture
LSI Laboratory, Mitsubishi Electric Corporation, Japan

09.50 A four Channel half Duplex FSK Modem for Communication on Power Lines
Serge Ramet, Jack Lebrun
SGS-Thomson Microelectronics, France

11.10 A GSM Vocoder using a flexible DSP core
M. Cand1, B. Conq1, M. Soler1, B. Bocaert2, A. Kuntz2
1CNET, 2VLSI Technology, France

11.30 A 5V CMOS Programmable Acoustic Front-End for ISDN Terminals and Digital Telephone Sets
Germano Nicollini, Pierangelo Confalonieri, Carlo Crippa, Sergio Pernici, Carlo Dallavalle, Yves Mazoyer1
SGS-Thomson Microelectronics, Italy, 1SGS-Microelectronics, France

11.50 A 16-channel Readout Chip - A new sparse data readout architecture
P. Murray, M. Lovell
Rutherford Appleton Laboratory, United Kingdom

12.10 A High Performance RSA Encryption Processor in SOI and Bulk CMOS Technologies
Peter A. Ivey, Simon N. Walker, Jon M. Stem, Simon Davidson
University of Sheffield, United Kingdom

Session 2: Current Mode

14.30 High Resolution CMOS Current Comparators
R. Domínguez-Castro, A. Rodríguez-Vázquez, F. Medeiro, J.L. Huertas
Dept. of Analog Design, CNM, Spain

14.50 CMOS Current-Mode Operational Amplifier
Thomas Kaulberg
Technical University of Denmark

Session 3: Special Functions

15.40 Fabrication and Performance of Digital and Analogue Poly-Si TFT Circuits on Glass
C. Reita, S. Fluxman, A. Butler, A.J. Lowe, M.J. Izzard1, P. Migliorato1, H.G. Yang1
Hirst Research Centre, 1Cambridge University, United Kingdom

16.00 Photosensors for CMOS Pulsed Light Detectors
Tor Sverre Lande, Morten Salomonsen, Yngvar Berg, Per Olaf Pahr1
University of Oslo, 1Tandberg Data A/S, Norway
Session 1: CAD

09.30 Simulation Based Automated Analog Design using Statistical Optimization
F. Medeiro, A. Rodríguez-Vázquez, R. Dominguez-Castro, J.L. Huertas
CNM, Spain

09.50 Analog Circuit Implementation on CMOS Semi-Custom Arrays
M.J. Declercq¹, P.P. Duchêne¹, B. Goffart², M. Novak³
Swiss Federal Institute of Technology (EPFL), ²CSEM, ³EM- Microelectronic Marin, Switzerland

11.10 Accuracy Optimization of Analog Fuzzy Circuitry in Network Analysis Environment
J. Oehm, K. Schumacher
Universität Dortmund, Germany

11.30 Area and Timing Optimisation of high Performant Datapaths with CHOPIN-2
L. Rijnders, Z. Sahraoui, P. Six, H.De Man
IMEC, Belgium

11.50 A Technology Independent Module Generator for CLA Adders
W. Schardein¹, B. Weghaus¹, O. Maas¹, B.J. Hosticka¹, G. Tröster²
¹Fraunhofer Institute of Microelectronic Circuits and Systems, ²Telefunken Electronic GmbH, Germany

12.10 A Sea-of-Gates Architecture Based on VLSI System Design Requirements
R.J.H. Koopman, H.G. Kerkhoff
University of Twente, The Netherlands

Session 2: High Speed

14.30 A CMOS 155 MHz Clock-Frame Recovery IC for SONET/SDH Application
Z.Y. Chang, A. Delarbre, C. Gouwy, K. Schelfhout, J. Haspeslagh, P. Reusens
Alcatel Bell, Belgium

14.50 High-Dynamic Range Wide-Band Integrated Receiver for Optical Transmission Using a Gain Switch at the Input
L. A. D. van den Broeke, A. J. Nieuwkerk
Delft University of Technology, The Netherlands

15.40 20 Gbit/s Integrated Laser Diode Voltage Driver Using 0.3 µm Gate Length Quantum Well Transistors
Fraunhofer Institut für Angewandte Festkörperphysik, Germany

16.00 Laser driver IC in Si-bipolar technology for 5 Gbit/s and 45 mA modulation current
Rainer H. Derksen, Horst Wernz
ANT Nachrichtentechnik GmbH, Germany
Wednesday, September 23

Session 1: Digital

09.30 A Circuit for GCD and Extended GCD Calculation With Unlimited Precision
R. Bouraoui, A. Guyot
IMAG/TIM³, France

09.50 Technology independent VLSI-Design using Bit Level self-timed circuits
C. Heer, O. Aumann
Universität Ulm, Germany

10.40 SUNBAR – A Universal Boundary Scan Architecture for a Sea-of-Gates Semi-Custom Environment
T. Büchner, E. Bernath, R. Gurkasch, T. Schwederski, H. Werkmann
Institute for Microelectronics, Stuttgart, Germany

11.00 Color Burst PLL for Digital Combfilter Decoder
H. Schemmann, M. Shumila¹, J. Armer¹
Thomson Consumer Electronics, Germany, ¹David Samoff Research Center, USA

11.20 A D2-MAC/packet EQUALIZER
F. Balestro¹, C. Joanblanq¹, S. Maginot¹, M. Remy¹, P. Senn¹, J. Bernoux², M. Lanoiselée², J. Palicot², J. Veillard²
¹CNET, ²CCETT, France

11.40 VLSI Realization of 2D HDTV Subband Filterbanks with On-chip Line Memories and Fifos
K. Grüger, M. Winzker, W. Gehrke, P. Pirsch
Universität Hannover, Germany

Session 1: Analog

09.30 Analog CMOS-Realization of Fuzzy Logic Membership Functions
Thorsten Kettner, Christian Heite, Klaus Schumacher
Universität Dortmund, Germany

09.50 An Analog CMOS Multiplier Based on the Tomota-Sugiyama-Yamaguchi Principle
B.A. De Cock¹, D. Maurissens², J. Cornelis³
¹Mietec-Alcatel, ²Sigma-Delta n.v., ³Vrije Universiteit Brussels, Belgium

10.40 Analog Phase Measuring Circuit for Digital CMOS-ICS
A. Rothermel, F. Dell’ova
Thomson Consumer Electronics R&D, Germany

11.00 A broad bandwidth mixed analog/digital integrated circuit for measuring complex impedances; Principles and design considerations
M.A. Hilhorst, J. Balendonck, F.W.H. Kampers
Agricultural Research Department (DLO), Technical and Physical Engineering Research Service (TFDL-DLO), The Netherlands

11.20 A BiCMOS Speech Circuit with only Two External Components
R. Castello¹, L. Tomasini²
¹University of Pavia, ²SGS-Thomson Microelectronics, Italy

11.40 Signal-and noise Performance of a PLL used in a TV-IF Circuit
M. Rieger, S. Roth, S. Rudischhauser, A. Schatral
Thomson Consumer Electronics Components, Germany
Session 1: Special Functions

09.30 Bridge-to-Frequency Converter for Smart Thermal Flow-Sensor 347
Gert J.A. van Dijk, Johan H. Huijsing
Delft University of Technology, The Netherlands

09.50 A Floating-Point A/D Converter for Smart Sensors 351
K.M. Mahmoud, R. F. Wolffenbuttel
Delft University of Technology, The Netherlands

Authors index 355