Proceedings of

The 6th International Conference on Custom and Semicustom ICs

4th-6th November 1986
The Heathrow Penta Conference Centre · London · England
CONTENTS

Day 1.

1 International Market Overview - Andrew S. Rappaport, The Technology Research Group, USA
3 - 3.7 Analysing Tradeoffs in IC Design - P. McLellan, VLSI, U.K.
4 - 4.17 VLSI Cell Compiler System - H. Khan, Texas Instruments, U.K.
5 - 5.12 New Developments in 50,000 Gate and Computed Arrays - V. Lee, LSI Logic Corporation, USA
6 - 6.18 A Gate Array Technology for 100MHz Digital ASIC Systems - C. Kirkman, Ferranti, U.K.
7 - 7.7 A Field Programmable Gate Array - A. Graf, Monolithic Memories, USA
8 - 8.5 High Voltage Semicustom Integrated Circuits - R. Gemmell, GE Semiconductor, USA
9 A Graphics Processor Chip Designed by Silicon Compilation - Dr. K.L. Pocek, General Electric, USA
10 - 10.10 Array Techniques Applied to Mil Std 1553B Chip Design - Dr. D. Scurr, Marconi Electronic Devices, U.K.
11 - 11.12 The Application of ASIC Products in the ISDN - E. Grassick, LSI Logic, U.K.
12 - 12.6 Customer/Supplier Interfaces for ASIC Designs - S.O. Davidsen, LSI Logic Europe, U.K.
13 - 13.7 Design and Project Management in the SPIRIT CAD Environment - Chr. van Veenendaal, I.C.D., The Netherlands
15 Latch Up Effect in a New Din CMOS IC Structure - Zorian Zivic, Iskra Mikroelektronika, Yugoslavia.
16 - 16.11 A New High Voltage CMOS Array Employing a Flexible and Efficient Architecture - Mark Egbers, Ferranti Interdesign, USA
17 - 17.7 A New Technique with Thin Silicon-Dioxide Film for MOS PROMs - E. Jelenkovic, Ei Semiconductors, Yugoslavia.

Day 2.

18 - 18.6 IC Encapsulation: Yesterday and Tomorrow - Bernard Hadley, STACK, U.K.
19 - 19.5 Packaging for Custom Silicon - Robin Reynolds, BPA (Technology and Management), U.K.
20 - 20.5 Packaging Techniques for IC Designers - Michael McGrail, British Telecom Research Labs, U.K.
22 - 22.3 A ULA Interface for SMART Transducers - N. Burd, University of Lancaster, U.K.
25 - 25.9 Subservient CAD - Peter van Es, I.C.D., The Netherlands
26 - 26.11 Simulation Access Versus Performance - Carolyne Runacres, Zycad Corporation, USA
27 - 27.11 CAD for Total ASIC Design from ULA to Full Custom Solutions - John Saunders, Praxis Systems, U.K.
29 - 29.12 Auto-Diagnostics in Gate Arrays - Paul Ovington, Hitachi European, U.K.
30 - 30.8 Structured Arrays - Robert Blake, LSI Logic, U.K.
31 - 31.17 A Silicon Compiler Spreadsheet - Natalie Shearer, Lattice Logic, U.K.
33 - 33.6 Chip Churn - A PLA Based Silicon Compiler - I.M. Nixon, Edinburgh University, U.K.
Day 2 Continued

34 - 34.11 Computer Layout Analysis for Parasitic MOS in Bipolar IC's - R. Cali/L. Silvestri, SGS Microelettronica, Italy

35 - 35.11 Laying Out with LDS - C. Sayer, LSI Logic, U.K.

36 - 36.9 Hierarchical CAD Layout System on MHS Gate Array - J. Desuche/B. Roger, Matra Harris, France

Day 3

37 ES2 Philosophy on Fast Turn Round Silicon and Pull Design Tool Support - Dr. Colin Adams, ES2, U.K.

38 Quickchip and the Silicon Bus - Dr. A. Hopper, Qudos, U.K.


40 EDIF - Developments in Past Twelve Months - K.R. Bennett, STL, U.K.

41 - 41.4 Device-Independent CAD for Programmable Logic - Dr. M.J.P. Bolton, University of Bristol, U.K.

42 Multisourceability Aspects of Mixed Analogue/Digital ASIC Design - J. Campbell, Silicon Microsystems, U.K.

43 - 43.9 Circuit Extraction and Matching - Dr. P. Robinson, University of Cambridge, U.K.

44 - 44.3 Total Analog IC Design Capability on a Low Cost, PC Based Workstation - Eliane Fourgeau, Custom Arrays Corporation, USA

45 The Lasarray Processing System - Claude Simpson, Lasarray, Switzerland

46 - 46.7 Super SCEPTRE - A PC Based Design Workstation - M. Ivens, AMI Microsystems, U.K.

47 - 47.3 IC Design Tools on PC-Based Machines - Mike Morgan, Lattice Logic, U.K.


49 - 49.17 The Flexible Array Technique: A Revolutionary Custom Bipolar Approach Combining the Best of Standard Cell, Analog Arrays and Full Custom - G. Giannella, Exar Corporation, USA

50 - 50.6 The Testing Needs of More Complex ASICs - C. Davison, Teradyne, U.K.

51 - 51.8 On Improving the Effectiveness of the Standard BIST Approach - Y. Zorian and V.K. Agarwal, McGill University, Canada

52 - 52.5 Quality and Reliability Trends in VLSI - J.W. Richer, Plessey Semiconductors, U.K.


54 - 54.6 The Use of Analog and Digital Cell Libraries in BIMOS - Luc Bienstman, Mietec, Belgium

55 - 55.10 True BIMOS Macrocell Arrays - G. Atcheler, Motorola, U.K.