PROCEEDINGS
of the Caltech Conference on
VERY LARGE SCALE INTEGRATION

held at the
California Institute of Technology
22 - 24 January 1979

Organized by the Caltech Computer Science Department
and the Caltech Industrial Associates Office

Editor: Charles L. Seitz
# TABLE OF CONTENTS
and Conference Program

**FOREWORD**

**KEYNOTE SESSION**

*Are We Really Ready for VLSI?*  
*Gordon E. Moore*  

*VLSI and Technological Innovation*  
*Carver A. Mead*

**INVITED SPEAKERS SESSION**

*Submicron Fabrication (abstract)*  
*Edward D. Wolf*

*Device and Circuit Design for VLSI*  
*Amr Mohsen*

*The Impact of VLSI on Design and Design Automation*  
*Roy L. Russo*  

*Mathematical Aspects of VLSI Design*  
*Martin Rem*

*Let's Design Algorithms for VLSI Systems*  
*H.T. Kung*

**FABRICATION SESSION**

*Chairperson: Lynn A. Conway*

*On the Use of Nonvolatile Program Links for Restructurable VLSI*  
*J.I. Raffel*

*A Subnanosecond LSI Family for Mainframe Technology (summary)*  
*H.H. Muller, H. Stopper, R.K. Tam*
A Simple Two-Layer Aluminum Metal Process for VLSI 113
Robert J. Huber

A Computer Study of Electron-Electron Interaction in High Density Electron Beams 125
Tateaki Sasaki

Implementing VLSI Systems in a Research Environment 139
Robert W. Ron

INNOVATIVE LSI DESIGNS SESSION 147
Chairperson: Robert F. Sproull

VLSI System for SAR Processing 151
Danny Cohen, Vance Tyree

Logic-Enhanced Memories: An Overview and Some Examples of Their Application to a Radar Tracking Problem 173
W. Michael Denny, Ernest R. Buley, Earl Hatt

WSI Distributed Logic Memories 187
R.M. Lea, M. Streetharan

Systolic Priority Queues 199
Charles E. Leiserson

Object Oriented Raster Displays 215
Bart Locanthi

Storage Management in a LISP-based Microprocessor 227
Guy Lewis Steele Jr., Gerald Jay Sussman

COMPUTER-AIDED DESIGN SESSION 243
Chairperson: William R. Heller

VLSI Design Methodology: The Problem of the 80's for Microprocessor Design 247
Bill Lattin

Requirements for a Research-Oriented IC Design System 253
Jonathan Allen
Hierarchical Design for VLSI: Problems and Advantages
W.M. vanCleemput

Data Base Considerations for VLSI
L.W. Leyking

Bristle Blocks: A Silicon Compiler
Dave Johannsen

Silicon Compilation - A Hierarchical Use of PLAs
Ron Ayres

ADL: An Hierarchical Logic Design Language
Hilary J. Kahn, A.K. Burston, D.J. Kinniment

SELF-TIMED LOGIC SESSION
Chairperson: Charles E. Molnar

Self-Timed VLSI Systems
Charles L. Seitz

Characterization and Scaling of MOS Flip Flop Performance in Synchronizer Applications
Thomas J. Chaney, Fred U. Rosenberger

Synchronization Strategies
M.J. Stucki, J.R. Cox, Jr.

The Trimosbus
Ivan E. Sutherland, Charles E. Molnar, Robert F. Sproull, J. Craig Mudge

Timing Considerations in Logic Arrays and Their Importance to Self Timed Digital Circuits (abstract)
Suhas S. Patil

ARCHITECTURE SESSION
Chairperson: J. Craig Mudge

VLSI and High Performance Computers (abstract)
Herbert Schorr
Carlo H. Sequin

A Cellular, Language Directed Computer Architecture 447
Gyula A. Mago

Computations on a Tree of Processors 453
Sally A. Browning

A Data-Driven Machine Architecture Suitable for VLSI Implementation 479
A.L. Davis

Area-Time Complexity for VLSI 495
C.D. Thompson

Direct VLSI Implementation of Combinatorial Algorithms 509
L.J. Guibas, H.T. Kung, C.D. Thompson

How to Use 1000 Registers 527
Richard L. Sites