3.7 Truth Table  28
3.8 Timing Diagram  31
3.9 Logic Design Concepts  31
3.10 Sum-of-Products Design  32
3.11 Product-of-Sums Design  33
3.12 Design Examples  34
3.13 NAND and NOR Equivalent Circuit Design  36
3.14 Standard Logic Integrated Circuits  37
Problems  39

4 VHDL Design Concepts  46
  4.1 Objectives  46
  4.2 CAD Tool–Based Logic Design  46
  4.3 Hardware Description Languages  47
  4.4 VHDL Language  48
  4.5 VHDL Programming Structure  48
  4.6 Assignment Statements  51
  4.7 VHDL Data Types  51
  4.8 VHDL Operators  55
  4.9 VHDL Signal and Generate Statements  56
  4.10 Sequential Statements  58
  4.11 Loops and Decision-Making Statements  59
  4.12 Subcircuit Design  61
  4.13 Packages and Components  61
Problems  64

5 Integrated Logic  68
  5.1 Objectives  68
  5.2 Logic Signals  68
  5.3 Logic Switches  69
  5.4 NMOS and PMOS Logic Gates  70
  5.5 CMOS Logic Gates  72
  5.6 CMOS Logic Networks  75
  5.7 Practical Aspects of Logic Gates  76
  5.8 Transmission Gates  79
Problems  81

6 Logic Function Optimization  87
  6.1 Objectives  87
  6.2 Logic Function Optimization Process  87
  6.3 Karnaugh Maps  87
  6.4 Two-Variable Karnaugh Map  89
  6.5 Three-Variable Karnaugh Map  90