Embedded Computer Systems: Architectures, Modeling, and Simulation

7th International Workshop, SAMOS 2007
Samos, Greece, July 16-19, 2007
Proceedings
Table of Contents

Keynotes

Software Is the Answer But What Is the Question? .......................... 1
Willie Anderson

Integrating VLIW Processors with a Network on Chip ...................... 2
Jos Huisken

System Modeling and Simulation

Communication Architecture Simulation on the Virtual Synchronization
Framework .................................................................................. 3
Taewook Oh, Youngmin Yi, and Soonhoi Ha

A Model-Driven Automatically-Retargetable Debug Tool for Embedded
Systems ....................................................................................... 13
Max R. de O. Schultz, Alexandre K.I. Mendonça, Felipe G. Carvalho,
Olinto J.V. Furtado, and Luiz C.V. Santos

Performance Evaluation of Memory Management Configurations in
Linux for an OS-Level Design Space Exploration ............................ 24
Sangsoo Park and Heonshik Shin

SC2SCFL: Automated SystemC to SystemCFL Translation .................. 34
Ka Lok Man, Andrea Fedeli, Michele Mercaldi,
Menouer Boubekeur, and Michel Schellekens

VLSI Architectures

Model and Validation of Block Cleaning Cost for Flash Memory ........... 46
Seungjae Baek, Jongmoo Choi, Donghee Lee, and Sam H. Noh

VLSI Architecture for MRF Based Stereo Matching .......................... 55
Sungchan Park, Chao Chen, and Hong Jeong

Low-Power Twiddle Factor Unit for FFT Computation ........................ 65
Teemu Pitkänen, Tero Partanen, and Jarmo Takala

Trade-Offs Between Voltage Scaling and Processor Shutdown for
Low-Energy Embedded Multiprocessors ......................................... 75
Pepijn de Langen and Ben Juurlink
Scheduling & Programming Models

An Automatically-Retargetable Time-Constraint-Driven Instruction Scheduler for Post-compiling Optimization of Embedded Code .......................... 86
José O. Carlomagno F., Luiz F.P. Santos, and Luiz C.V. dos Santos

Improving TriMedia Cache Performance by Profile Guided Code Reordering ............................................................................................................. 96
Norbert Esser, Renga Sundararajan, and Joachim Trescher

A Streaming Machine Description and Programming Model ............... 107
Paul Carpenter, David Rodenas, Xavier Martorell, Alex Ramirez, and Eduard Ayguadé

Multi-processor Architectures

Mapping and Performance Evaluation for Heterogeneous MP-SoCs Via Packing ........................................................................................................... 117
Bastian Ristau and Gerhard Fettweis

Strategies for Compiling μTC to Novel Chip Multiprocessors .............. 127
Thomas A.M. Bernard, Chris R. Jesshope, and Peter M.W. Knijnenburg

Image Quantisation on a Massively Parallel Embedded Processor ...... 139
Jan Jacobs, Leroy van Engelen, Jan Kuper, and Gerard J.M. Smit

Stream Image Processing on a Dual-Core Embedded System .......... 149
Michael G. Benjamin and David Kaeli

Reconfigurable Architectures

MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing ............................................................... 159
Marco Lanuzza, Stefania Perri, and Pasquale Corsonello

FPGA Design Methodology for a Wavelet-Based Scalable Video Decoder ............................................................................................................. 169
Hendrik Eeckhaut, Harald Devos, Philippe Faes, Mark Christiaens, and Dirk Stroobandt

Evaluating Large System-on-Chip on Multi-FPGA Platform ............... 179
Ari Kulmala, Erno Salminen, and Timo D. Hämäläinen

Design Space Exploration

Efficiency Measures for Multimedia SOCs ............................................. 190
Hartwig Jeschke
On-Chip Bus Modeling for Power and Performance Estimation ....... 200  
Je-Hoon Lee, Young-Shin Cho, Seok-Man Kim, and Kyoung-Rok Cho

A Framework Introducing Model Reversibility in SoC Design Space Exploration ........................................ 211  
Alexis Vander Biest, Alienor Richard, Dragomir Milojevic, and Frederic Robert

Towards Multi-application Workload Modeling in Sesame for System-Level Design Space Exploration ............. 222  
Mark Thompson and Andy D. Pimentel

**Processor Components**

Resource Conflict Detection in Simulation of Function Unit Pipelines ... 233  
Pekka Jääskeläinen, Vladimir Guzma, and Jarmo Takala

A Modular Coprocessor Architecture for Embedded Real-Time Image and Video Signal Processing ............ 241  
Holger Flatt, Sebastian Hesselbarth, Sebastian Flügel, and Peter Pirsch

High-Bandwidth Address Generation Unit ................................ 251  
Humberto Calderón, Carlo Galuzzi, Georgi Gaydadjiev, and Stamatis Vassiliadis

An IP Core for Embedded Java Systems .................................. 263  
Sascha Uhrig, Jörg Mische, and Theo Ungerer

**Embedded Processors**

Parallel Memory Architecture for TTA Processor ............... 273  
Jarno K. Tanskanen, Teemu Pitkänen, Risto Mäkinen, and Jarmo Takala

A Linear Complexity Algorithm for the Generation of Multiple Input Single Output Instructions of Variable Size ............ 283  
Carlo Galuzzi, Koen Bertels, and Stamatis Vassiliadis

Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction ........................................ 294  
Nainesh Agarwal and Nikitas J. Dimopoulos

A Study of Energy Saving in Customizable Processors ........... 304  
Paolo Bonzini, Dilek Harmanci, and Laura Pozzi
SoC for SDR

Trends in Low Power Handset Software Defined Radio ................. 313
  John Glossner, Daniel Iancu, Mayan Moudgill,
  Michael Schulte, and Stamatis Vassiliadis

Design of a Low Power Pre-synchronization ASIP for Multimode SDR
Terminals .............................................. 322
  Thomas Schuster, Bruno Bougard, Praveen Raghavan,
  Robert Priewasser, David Novo, Liesbet Van der Perre, and
  Francky Catthoor

Area Efficient Fully Programmable Baseband Processors ............... 333
  Anders Nilsson and Dake Liu

The Next Generation Challenge for Software Defined Radio ............ 343
  Mark Woh, Sangwon Seo, Hyunseok Lee, Yuan Lin, Scott Mahlke,
  Trevor Mudge, Chaitali Chakrabarti, and Krisztian Flautner

Design Methodology for Software Radio Systems ....................... 355
  Chia-han Lee and Wayne Wolf

Power Efficient Co-simulation Framework for a Wireless Application
Using Platform Based SoC .................................. 365
  Tseesuren Batsuuri, Je-Hoon Lee, and Kyoung-Rok Cho

A Comparative Study of Different FFT Architectures for Software
Defined Radio ........................................... 375
  Shashank Mittal, Md. Zafar Ali Khan, and M.B. Srinivas

Wireless Sensors

Design of 100 µW Wireless Sensor Nodes on Energy Scavengers for
Biomedical Monitoring ..................................... 385
  Lennart Yseboodt, Michael De Nil, Jos Huiskens, Mladen Berekovic,
  Qin Zhao, Frank Bouwens, and Jef Van Meerbergen

Tool-Aided Design and Implementation of Indoor Surveillance Wireless
Sensor Network ........................................... 396
  Mauri Kuorilehto, Jukka Suhonen, Marko Hännikäinen, and
  Timo D. Härmäläinen

System Architecture Modeling of an UWB Receiver for Wireless Sensor
Network .................................................... 408
  Aubin Lecointre, Daniela Dragomirescu, and Robert Plana

An Embedded Platform with Duty-Cycled Radio and Processing
Subsystems for Wireless Sensor Networks ........................ 421
  Zhong-Yi Jin, Curt Schurgers, and Rajesh Gupta
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>SensorOS: A New Operating System for Time Critical WSN</td>
<td>431</td>
</tr>
<tr>
<td>Author: Mauri Kuorilehto, Timo Alho, Marko Hännikäinen, and Timo D. Hämäläinen</td>
<td></td>
</tr>
<tr>
<td>Author: Panu Hämäläinen, Marko Hännikäinen, and Timo D. Hämäläinen</td>
<td></td>
</tr>
<tr>
<td>k⁺ Neigh: An Energy Efficient Topology Control for Wireless Sensor Networks</td>
<td>454</td>
</tr>
<tr>
<td>Author: Dong-Min Son and Young-Bae Ko</td>
<td></td>
</tr>
<tr>
<td>Author Index</td>
<td>465</td>
</tr>
</tbody>
</table>