

Digital Signal Processing for Multimedia Systems

edited by

Keshab K. Parhi

*University of Minnesota
Minneapolis, Minnesota*

Takao Nishitani

*NEC Corporation
Sagamihara, Japan*



MARCEL DEKKER, INC.

NEW YORK • BASEL

Contents

Series Introduction by <i>K. J. Ray Liu</i>	iii
Preface	v
Part I System Applications	
1. Multimedia Signal Processing Systems	1
<i>Takao Nishitani</i>	
1.1 Introduction	1
1.2 Digitization of Audio and Video	4
1.3 Multimedia Services	10
1.4 Hardware Implementation	12
References	16
2. Video Compression	17
<i>Keshab K. Parhi</i>	
2.1 Introduction	17
2.2 Entropy Coding Techniques	18
2.3 Transform Coding Techniques	22
2.4 Motion Estimation/Compensation	31
2.5 MPEG-2 Digital Video Coding Standard	33
2.6 Computation Demands in Video Processing	38
2.7 Conclusions	40
References	40
3. Audio Compression	43
<i>Akihiko Sugiyama and Masahiro Iwadare</i>	
3.1 Standardization Activities of HiFi Audio Coding	43
3.2 MPEG Audio Algorithm Structure	44
3.3 MPEG-1 Audio Algorithm Structure	51
3.4 MPEG-2 Audio Algorithm Structure	60
3.5 Future Work	64
4. System Synchronization	67
<i>Hidenobu Harasaki</i>	
4.1 Introduction	67
4.2 System Clock Synchronization Overview	68
4.3 Clock Transmission Methods	71
4.4 Multiplexing and Demultiplexing	72
4.5 MPEG-2 System	75
4.6 Network Adaption	77

4.7	ATM Adaption for Low Bitrate Speech	79
4.8	Multipoint Communication	79
4.9	Resili�ence for Bit Error and Cell/Packet Losses	80
4.10	Future Work	81
	References	81
5.	Digital Versatile Disk	83
	<i>Shin-ichi Tanaka, Kazuhiro Tsuga, and Masayuki Kozuka</i>	
5.1	Introduction	83
5.2	Physical Format	84
5.3	File System Layer	93
5.4	Application Layer	94
	References	108
6.	High-Speed Data Transmission over Twisted Pair Channels	109
	<i>Naresh R. Shanbhag</i>	
6.1	Introduction	109
6.2	Preliminaries	110
6.3	The Channel	113
6.4	The Carrierless Amplitude/Phase (CAP) Modulation Scheme	116
6.5	The Hilbert Transform Based FSLE Architecture	122
6.6	Strength Reduced Adaptive Filter	127
6.7	Design Examples	131
6.8	Conclusions	135
7.	Cable Modems	139
	<i>Alan Gatherer</i>	
7.1	Introduction	139
7.2	Cable System Topologies for Analog Video Distribution	140
7.3	An Overview of a Cable Modem System	145
7.4	Channel Model	152
7.5	Downstream PHY	159
7.6	Upstream PHY	168
7.7	Acknowledgements	171
	References	171
8.	Wireless Communication Systems	177
	<i>Elvino S. Sousa</i>	
8.1	Introduction	177
8.2	Amps	178
8.3	Digital Wireless Systems	180
8.4	IS-54/136	190
8.5	GSM	194
8.6	CDMA	198
8.7	Power Control	214
8.8	Hand-off Processes	217
8.9	Multimedia Services	220
8.10	Conclusions	221
	References	222

Part II Programmable and Custom Architectures and Algorithms

9. Programmable DSPs	225
<i>Wanda K. Gass and David H. Bartley</i>	
9.1 Introduction	225
9.2 History of Programmable DSPs	225
9.3 Architecture Overview	226
9.4 Hard Real-Time Processing	228
9.5 Low Cost	229
9.6 Minimum Code Size	238
9.7 Low Power Dissipation	240
9.8 Specialization	241
9.9 Summary	241
References	242
10. RISC, Video and Media DSPs	245
<i>Ichiro Kuroda</i>	
10.1 Introduction	245
10.2 Media MPU	247
10.3 Video DSP and Media Processors	260
10.4 Comparison of Architectures	266
10.5 Conclusions	269
11. Wireless Digital Signal Processors	273
<i>Ingrid Verbauwhede and Mihran Touriguan</i>	
11.1 Introduction	273
11.2 Digital Wireless Communications	273
11.3 Wireless Digital Signal Processors	284
11.4 A Domain Specific DSP Core: Lode	288
11.5 Conclusions	296
References	297
12. Motion Estimation System Design	299
<i>Yasushi Ooi</i>	
12.1 Introduction	299
12.2 Block-Matching Motion Estimation	301
12.3 Motion Vector Search Algorithms	304
12.4 Circuit Architectures for Motion Vector Search	309
12.5 Video Encoder LSI Implementations	317
12.6 Motion Estimation—Other Techniques	323
12.7 Concluding Remarks	325
References	325
13. Wavelet VLSI Architectures	329
<i>Tracy C. Denk and Keshab K. Parhi</i>	
13.1 Introduction	329
13.2 Introduction to Wavelet Transforms	329
13.3 The One-Dimensional DWT	333
13.4 Architectures for 2-D DWT	348

13.5	Summary	349
	References	351
14.	DCT Architectures	355
	<i>Ching Yu-Hung</i>	
14.1	Introduction	355
14.2	DCT Algorithms	356
14.3	DCT Architectures	365
14.4	Conclusion and Future Trends	376
	References	378
15.	Lossless Coders	385
	<i>Ming-Ting Sun, Sachin G. Deshpande, and Jenq-Neng Hwang</i>	
15.1	Introduction	385
15.2	Huffman-Based Lossless Coding	386
15.3	Implementation of Huffman-Based Encoders and Decoders	389
15.4	Arithmetic Coding	394
15.5	Implementation of Arithmetic Coders	398
15.6	Systems Issues	412
15.7	Summary	413
	References	413
16.	Viterbi Decoders: High Performance Algorithms and Architectures	417
	<i>Herbert Dawid, Olaf Joeressen and Heinrich Meyr</i>	
16.1	Introduction	417
16.2	The Viterbi Algorithm	419
16.3	The Transition Metric Unit	428
16.4	The Add-Compare-Select Unit	432
16.5	Synchronization of Coded Streams	449
16.6	Recent Developments	452
	References	453
17.	A Review of Watermarking Principles and Practices	461
	<i>Ingemar J. Cox, Matt L. Miller, Jean-Paul M. G. Linnartz, and Ton Kalker</i>	
17.1	Introduction	461
17.2	Framework	463
17.3	Properties of Watermarks	465
17.4	Example of a Watermarking Method	471
17.5	Robustness to Signal Transformations	472
17.6	Tamper Resistance	482
17.7	Summary	482
	References	482
18.	Systolic RLS Adaptive Filtering	487
	<i>K. J. Ray Liu and An-Yeu Wu</i>	
18.1	Introduction	487
18.2	Square Root and Division Free Givens Rotation Algorithm	489

18.3 Square Root and Division Free RLS Algorithms and Architectures	491
18.4 Square Root and Division Free CRLS Algorithms and Architectures	497
18.5 Split RLS Algorithm and Architecture	503
18.6 Performance Analysis and Simulations of Split RLS	507
18.7 Split RLS with Orthogonal Preprocessing	512
18.8 Conclusions	514
References	517

Part III Advanced Arithmetic Architectures and Design Methodologies

19. Pipelined RLS FOR VLSI: STAR-RLS Filters	519
<i>K. J. Raghunath and Keshab K. Parhi</i>	
19.1 Introduction	519
19.2 The QRD-RLS Algorithm	520
19.3 Pipelining Problem in QRD-RLS	522
19.4 Pipelining for Low-Power Designs	524
19.5 Star-RLS Systolic Array Algorithm	525
19.6 Pipelined Star-RLS (PSTAR-RLS) Architecture	529
19.7 Numerical Stability Analysis	535
19.8 Finite-Precision Analysis	536
19.9 A 100 Mhz Pipelined RLS Adaptive Filter	541
19.10 Conclusions	544
References	544
20. Division and Square Root	551
<i>Hosahalli R. Srinivas and Keshab K. Parhi</i>	
20.1 Introduction	551
20.2 Division	552
20.3 Square Root	571
20.4 Unified Division Square Root Algorithm	578
20.5 Comparison	581
References	585
21. Finite Field Arithmetic Architecture	589
<i>Leilei Song and Keshab K. Parhi</i>	
21.1 Introduction	589
21.2 Mathematical Background	591
21.3 Finite Field Arithmetic Architectures Using Standard Basis	597
21.4 Finite Field Division Algorithms	613
21.5 Finite Field Arithmetic Using Dual Basis Representation	614
21.6 Conclusions	617
References	619
22. CORDIC Algorithms and Architectures	623
<i>Herbert Dawid and Heinrich Meyr</i>	
22.1 Introduction	623

22.2	The Cordic Algorithm	624
22.3	Computational Accuracy	633
22.4	Scale Factor Correction	637
22.5	Cordic Architectures	640
22.6	Cordic Architectures Using Redundant Number Systems	645
	References	652
23.	Advanced Systolic Design	657
	<i>Dominique Lavenier, Patrice Quinton and Sanjay Rajopadhye</i>	
23.1	Introduction	657
23.2	Systolic Design by Recurrence Transformations	659
23.3	Advanced Systolic Architectures	678
23.4	Conclusion	686
	References	687
24.	Low Power CMOS VLSI Design	693
	<i>Tadahiro Kuroda and Takayasu Sakurai</i>	
24.1	Introduction	693
24.2	Analysis Power Dissipation	696
24.3	Low Voltage Circuits	697
24.4	Capacitance Reductance	727
24.5	Summary	735
	References	736
25.	Power Estimation Approaches	741
	<i>Janardhan H. Satyanarayana and Keshab K. Parhi</i>	
25.1	Introduction	741
25.2	Previous Work	746
25.3	Theoretical Background	750
25.4	Hierarchical Approach to Power Estimation of Combinatorial Circuits	752
25.5	Power Estimation of Combinatorial Circuits	761
25.6	Experimental Results	762
25.7	Conclusions	769
	References	769
26.	System Exploration for Custom Low Power Data Storage and Transfer	773
	<i>Francky Catthoor, Sven Wuytack, Eddy De Greef, Florin Balasa and Peter Slock</i>	
26.1	Introduction	773
26.2	Target Application Domain and Architecture Style	774
26.3	Related Work	775
26.4	Custom Data Transfer and Storage Exploration Methodology	777
26.5	Demonstrator Application for Illustrating the Methodology	790
26.6	Industrial Application Demonstrators for Custom Realizations	802
26.7	Conclusions	805
	References	806

27. Hardware Description and Synthesis of DSP Systems	815
<i>Lori E. Lucke and Junsoo Lee</i>	
27.1 Introduction	815
27.2 High Level Synthesis	816
27.3 Top Down Design	818
27.4 Design Entry	818
27.5 Functional Simulation	826
27.6 Logic Synthesis	826
27.7 Structural Simulation	828
27.8 Design Analysis	830
27.9 Power Estimation and Low Power Design	831
27.10 Layout	836
27.11 Structural Simulation	837
27.12 Conclusion	837
27.13 Appendix: VHDL Code for 4 Tap FIR Filter	839
References	843
Index	847