Welcome and opening remarks

Semiconductor industry: the name of the game p. 1
A top-down look at bottom-up electronics p. 5
Clock generation and distribution for the third generation Itanium processor p. 9
A post-silicon clock timing adjustment using genetic algorithms p. 13
Clock generation and distribution for Intel Banias mobile microprocessor p. 17
A design for digital, dynamic clock deskew p. 21
21.5dBm power-handling 5GHz transmit/receive CMOS switch realized by voltage
division effect of stacked transistor configuration with depletion-layer-extended
transistors (DETs) p. 25
3-dimensional vertical parallel plate capacitors in an SOI CMOS technology for
integrated RF circuits p. 29

Very wide tuning range micro-electromechanical capacitors in the MUMPs process for RF applications p. 33
Selective metal parallel shunting inductor and its VCO application p. 37
A low-power microcontroller having a 0.5iA standby current on-chip regulator with
dual-reference scheme p. 41
An integrated digital controller for DC-DC switching converter with dual-band
switching p. 45
High-throughput asynchronous datapath with software-controlled voltage scaling p. 49
Accurate modeling of transistor stacks to effectively reduce total standby leakage in
nano-scale CMOS circuits p. 53
A 50-mW/ch 2.5-Gb/s/ch data recovery circuit for the SFI-5 interface using novel
eye-tracking method p. 57
A 39-to-45-Gbit/s multi-data-rate clock and data recovery circuit with a robust lock
detector p. 61
0.622-8.0Gbps 150mW serial IO macrocell with fully flexible preemphasis and
equilization p. 63
A 0.9V 9mW 1MSPS digitally calibrated ADC with 75dB SFDR p. 67
A 1.8V, 1MS/s, 85dB SNR 2+2 mash OA modulator with [actual symbol not reproducible] reference voltage p. 71
A fourth order continuous-time complex sigma-delta ADC for low-IF GSM and EDGE receivers p. 75
A CMOS oversampling bandpass cascaded D/A converter with digital FIR and current-mode semi-digital filtering p. 79
A cost-efficient dynamic ternary CAM in 130nm CMOS technology with planar
complementary capacitors and TSR architecture p. 83
Destructive-read random access memory system buffered with destructive-read memory
cache for SoC applications p. 85
The umbrella cell: a logic-process-compatible 2T cell for SOC applications p. 89
A memory using one-transistor gain cell on SOI(FBC) with performance suitable for
embedded DRAM's p. 93
A 10-mW 3.6-Gbps I/O transmitter p. 97
A 27-mW 3.6-Gb/s I/O transceiver p. 99
A CMOS 3.5Gbps continuous-time adaptive cable equalizer with joint adaptation method
of low-frequency gain and high-frequency boosting p. 103
3Gbps, 5000ppm spread spectrum SerDes PHY with frequency tracking phase interpolator for serial ATA

What is the vision of unified custom memory? Main or niche? p. 111

Who is training analog designers, industry or university? p. 111

What’s the key to making the reconfigurable processor a success? p. 112

Judgement day for power management p. 112

RF CMOS comes of age p. 113

T-engine: the open, real-time embedded-systems platform for ubiquitous computing p. 117

A 1-V CMOS/SOI Bluetooth RF transceiver for compact mobile applications p. 123

Gain calibration and feedforward automatic gain control for CMOS radio-frequency ICs p. 127

A CMOS IF transceiver with 90 dB linear control VGA for IMT-2000 application p. 131

A complete single-chip GPS receiver with 1.6-V 24-mW radio in 0.18-um CMOS p. 135

A 0.5-14-GHz 10.6-dB CMOS cascode distributed amplifier p. 139

An optimally transformer coupled, 5GHz quadrature VCO in a 0.18im digital CMOS process p. 141

13.5-mW, 5-GHz WLAN, CMOS frequency synthesizer using a true single phase clock divider p. 145

A 5-GHz CMOS double-quadrature receiver for IEEE 802.11a applications p. 149

640 x 480 real-time range finder using high-speed readout scheme and column-parallel position detector p. 153

Hotplate-based conductometric monolithic CMOS gas sensor system p. 157

A non-uniformity correction scheme using multiple analog buses for an uncooled infrared sensor p. 161

A new single chip optical CMOS detector for next generation optical storage systems p. 165

Bitline/plate line reference-level-precharge scheme for high-density chainFeRAM p. 169

A novel access scheme suppressing disturbance for a cross-point type ferroelectric memory p. 171

An adaptive reference generation scheme for 1T1C FeRAMs p. 173

A 64Mbit embedded FeRAM utilizing a 130nm, 5LM Cu/FSG logic process p. 175

Low jitter Butterworth delay-locked loops p. 177

10 GHz, 20mW, fast locking, adaptive gain PLLs with on-chip frequency calibration for agile frequency synthesis in a .18im digital CMOS process p. 185

A design of a compact 2GHz-PLL with a new adaptive active loop filter circuit p. 185

A multiply-by-3 coupled-ring oscillator for low-power frequency synthesis p. 189

On-die droop detector for analog sensing of power supply noise p. 193

Study of substrate noise and techniques for minimization p. 197

Enhanced thermal management for future processors p. 201

A process variation compensating technique for sub-90nm dynamic circuits p. 205

Embedded twin MONOS flash memories with 4ns and 15ns fast access times p. 207

A 512kB MONOS type flash memory module embedded in a microcontroller p. 211

An application specific embeddable flash memory system for non-volatile storage of code, data and bit-streams for embedded EPGA configurations p. 213
A high-speed 128Kbit MRAM core for future universal memory applications p. 217
A bootstrapping technique to improve the linearity of CMOS passive mixers p. 221
Low 1/f noise and DC offset RF mixer for direct conversion receiver using parasitic vertical NPN bipolar transistor in deep n-well CMOS technology p. 223
A 1 volt switched transconductor mixer in 0.18im CMOS p. 227
A 410-mW, 1.22-GHz downconverter in a dual-conversion tuner IC for OpenCable applications p. 231
A 90nm 1GHz 22mW 16x16-bit 2’s complement multiplier for wireless baseband p. 235
A 90nm 6.5GHz 256x64b dual supply register file with split decoder scheme p. 237
3-transistor antifuse OTP ROM array using standard CMOS process p. 239
A wide range 1.0V-3.6V 200Mbps, push-pull output buffer using parasitic bipolar transistors p. 243
A 90 nm low power 32K-byte embedded SRAM with gate leakage suppression circuit for mobile applications p. 247
A pico-joule class, 1 GHz, 32 KByte x 64b DSP SRAM with self reverse bias p. 251
A fully synchronized, pipelined, and re-configurable 50Mb SRAM on 90nm CMOS technology for logic applications p. 253
Cosmic-ray multi-error immunity for SRAM, based on analysis of the parasitic bipolar effect p. 255
A 40-GHz frequency divider in 0.18-im CMOS technology p. 259
A CMOS 33-mW 100-MHz 80-dB SFDR sample-and-hold amplifier p. 263
A floating-gate-MOS-based low-power CDMA matched filter employing capacitance disconnection technique p. 267
Efficient on-chip global interconnects p. 271
Closed-form analytical thermal model for accurate temperature estimation of multilevel ULSI interconnects p. 275
The flexible processor-dynamically reconfigurable logic array for personal-use emulation system p. 279
A low cost high performance register-controlled digital DLL for 1Gbps x32 DDR SDRAM p. 283
A low jitter, fast recoverable, fully analog DLL using tracking ADC for high speed and low stand-by power DDR I/O interface p. 285
Built-in duty corrector using coded phase blending scheme for DDR/DDR2 synchronous DRAM application p. 287
Charge-transferred presensing and efficiently precharged negative word-line schemes for low-voltage DRAMs p. 289
Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.