Can They Be Fixed: Some Thoughts After 40 Years in the Business

On the Benefit of Caching Traffic Flow Data in the Link Buffer

Energy-Efficient Simultaneous Thread Fetch from Different Cache Levels in a Soft Real-Time SMT Processor

Impact of Software Bypassing on Instruction Level Parallelism and Register File Traffic

Scalable Architecture for Prefix Preserving Anonymization of IP Addresses

Architecture

A Real-Time Programming Model for Heterogeneous MPSoCs

A Multi-objective and Hierarchical Exploration Tool for SoC Performance Estimation

A Novel Non-exclusive Dual-Mode Architecture for MPSoCs-Oriented Network on Chip Designs

Energy and Performance Evaluation of an FPGA-Based SoC Platform with AES and PRESENT Coprocessors

Application Specific

Area Reliability Trade-Off in Improved Reed Muller Coding

Efficient Reed-Solomon Iterative Decoder Using Galois Field Instruction Set

ASIP-eFPGA Architecture for Multioperable GNSS Receivers

Special Session: System Level Design for Heterogeneous Systems

Introduction to System Level Design for Heterogeneous Systems

Streaming Systems in FPGAs

Heterogeneous Design in Functional DIF

Tool Integration and Interoperability Challenges of a System-Level Design Flow: A Case Study

Evaluation of ASIPs Design with LISATek

High Level Loop Transformations for Systematic Signal Processing Embedded Applications

Memory-Centric Hardware Synthesis from Dataflow Models

Special Session: Programming Multicores

Introduction to Programming Multicores

Design Issues in Parallel Array Languages for Shared Memory

An Architecture and Protocol for the Management of Resources in Ubiquitous and Heterogeneous Systems Based on the SVP Model of Concurrency

Sensors and Sensor Networks

Climate and Biological Sensor Network

Monitoring of Environmentally Hazardous Exhaust Emissions from Cars Using Optical Fibre Sensors
Application Server for Wireless Sensor Networks    p. 248
System Modeling and Design
Signature-Based Calibration of Analytical System-Level Performance Models    p. 268
System-Level Design Space Exploration of Dynamic Reconfigurable Architectures    p. 279
Intellectual Property Protection for Embedded Sensor Nodes    p. 289
Author Index    p. 299

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.