Minimalist Proof Assistants: Interactions of Technology an Methodology in Formal System Level Verification

Reducing Manual Abstraction in Formal Verification of Out-of-Order Execution

Bit-Level Abstraction in the Verification of Pipelined Microprocessors by Correspondence Checking

Solving Bit-Vector Equations

The Formal Design of 1M-Gate ASICs

Design of Experiments for Evaluation of BDD Packages Using Controlled Circuit Mutations

A Tutorial on Stalmarck's Proof Procedure for Propositional Logic Mary Sheeran and Gunnar Stalmarck

Almana: A BDD Minimization Tool Integrating Heuristic and Rewriting Methods

Bisimulation Minimization in an Automata-Theoretic Verification Framework

Automatic Verification of Mixed-Level Logic Circuits

A Timed Automaton-Based Method for Accurate Computation of Circuit Delay in the Presence of Cross-Talk

Maximum Time Separation of Events in Cyclic Systems with Linear and Latest Timing Constraints

Using MTBDDs for Composition and Model Checking of Real-Time Systems

Formal Methods in CAD from an Industrial Perspective

A Methodology for Automatic Verification of Synthesized RTL Designs and Its Integration with a High-Level Synthesis Tool

Combined Formal Post- and Presynthesis Verification in High Level Synthesis

Formalization and Proof of a Solution to the PCI 2.1 Bus Transaction Ordering Problem

A Performance Study of BDD-Based Model Checking

Symbolic Model Checking Visualization

Input Elimination and Abstraction in Model-Checking

Symbolic Simulation of the JEM1 Microprocessor

Symbolic Simulation: An ACL2 Approach

Verification of Data-Insensitive Circuits: An In-Order-Retirement Case Study

Combining Symbolic Model Checking with Uninterpreted Functions for Out-of-Order Processor Verification

Formally Verifying Data and Control with Weak Reachability Invariants

Generalized Reversible Rules

An Assume-Guarantee Rule for Checking Simulation

Three Approaches to Hardware Verification: HOL, MDG, and VIS Compared

An Instruction Set Process Calculus

Techniques for Implicit State Enumeration of EFSMs

Model Checking on Product Structures

BDDNOW: A Parallel BDD Package

Model-Checking VHDL with CV

Alexandria: A Tool for Hierarchical Verification

PV: An Explicit Enumeration Model-Checker
Author Index

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.