Table of Contents

Design Methods New CAD Framework Extends Simulation of Dynamically Reconfigurable Logic
A Language For Parametrised and Reconfigurable Hardware Design
Integrated Development Environment for Logic Synthesis Based on Dynamically Reconfigurable FPGAs
Designing for Xilinx XC6200 FPGAs
General Aspects Perspectives of Reconfigurable Computing in Research, Industry and Education
Field-Programmable Logic: Catalyst for New Computing Paradigms
Run-Time Management of Dynamically Reconfigurable Designs
Acceleration of Satisfiability Algorithms by Reconfigurable Hardware
Prototyping / Simulation An Optimized Design Flow for Fast FPGA-Based Rapid Prototyping
A Knowledge-Based System for Prototyping on FPGAs
JVX - A Rapid Prototyping System Based on Java and FPGAs
Prototyping New ILP Architectures Using FPGAs
Development Methods CAD System for ASM and FSM Synthesis
Fast Floorplanning for FPGAs
SRAM-Based FPGAs
A Fault Model for the Configurable Logic Modules
Reconfigurable Hardware as Shared Resource in Multipurpose Computers
Accelerators Reconfigurable Computer Array: The Bridge between High Speed Sensors and Low Speed Computing
A Reconfigurable Engine for Real-Time Video Processing
An FPGA Implementation of a Magnetic Bearing Controller for Mechatronic Applications
System Architectures
Exploiting Contemporary Memory Techniques in Reconfigurable Accelerators
Self Modifying Circuitry - A Platform for Tractable Virtual Circuitry Donlin
A. REACT: Reactive Environment for Runtime Reconfiguration
Applications (1) Evaluation of the XC6200-series Architecture for Cryptographic Applications
An FPGA Based Object Recognition Machine
PCI-SCI Protocol Translations: Applying Microprogramming Concepts to FPGAs
Instruction-Level Parallelism for Reconfigurable Computing
Hardware/Software Codesign
A Hardware/Software Co-design Environment for Reconfigurable Logic Systems
Mapping Loops onto Reconfigurable Architectures
Speed Optimization of the ALR Circuit Using an FPGA with Embedded RAM: A Design Experience
System Development High-Level Synthesis for Dynamically Reconfigurable Hardware/Software Systems
Dynamic Specialisation of XC6200 FPGAs by Partial Evaluation
Webscope: A Circuit Debug Tool Guccione
S.A. Algorithms on FPGAs Computing Goldbach Partitions Using Pseudo-random Bit Generator Operators on a FPGA Systolic Array
Solving Boolean Satisfiability with Dynamic Hardware Configurations
Modular Exponent Realization on FPGAs
Cost Effective 2x2 Inner Product Processors
Applications (2) A Field-Programmable Gate-Array System for Evolutionary Computation

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.