Benchmark-Circuits for Hardware-Verification p. 1
Reasoning About Pipelines with Structural Hazards p. 13
A Correctness Model for Pipelined Microprocessors p. 33
Non-Restoring Integer Square Root: A Case Study in Design by Principled Optimization p. 52

An Automatic Generalization Method for the Inductive Proof of Replicated and Parallel Architectures p. 72
A Compositional Circuit Model and Verification by Composition p. 92
Exploiting Structural Similarities in a BDD-Based Verification Method p. 110
Studies of the Single Pulser in Various Reasoning Systems p. 126
Mechanized Verification of Speed-independence p. 146
Automatic Correctness Proof of the Implementation of Synchronous Sequential Circuits Using an Algebraic Approach p. 165
Mechanized Verification of Refinement p. 185
Effective Theorem Proving for Hardware Verification p. 203
A Formal Framework for High Level Synthesis p. 223
Tutorial on Design Verification with Synchronized Transitions p. 239
A Tutorial on Using PVS for Hardware Verification p. 258
A Reduced Instruction Set Proof Environment p. 280
Quantitative Evaluation of Formal Based Synthesis in ASIC Design p. 286
Formal Verification of Characteristic Properties p. 292
Extending Formal Reasoning with Support for Hardware Diagrams p. 298

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.