Invited Talk

Assertions p. 1

Linking and Extending Notations

State-Based Extension of CASL p. 3

Linking DC Together with TRSL p. 25

Formalizing Timing Diagrams as Causal Dependencies for Verification Purposes p. 45

A Process Compensation Language p. 61

Activity Graphs and Processes p. 77

Structuring Real-Time Object-Z Specifications p. 97

ISpec: Towards Practical and Sound Interface Specifications p. 116

Methodology


Developing Control Systems Components p. 156

Specification and Analysis of Automata-Based Designs p. 176

Structural Refinement in Object-Z / CSP p. 194

Towards a Unified Development Methodology for Shared-Variable Parallel and Distributed Programs p. 214

Foundation of One Formalism by Another

Construction of Finite Labelled Transition Systems from B Abstract Systems p. 235

µ-Charts and Z: Hows, Whys, and Wherefores p. 255

Combining Operational Semantics, Logic Programming and Literate Programming in the Specification and Animation of the Verilog Hardware Description Language p. 277

Invited Talk

Why DoesnÆt Anyone Use Formal Methods? p. 297

Semantics

How to Write a Healthiness Condition p. 299

A Concurrent and Compositional Petri Net Semantics of Preemption p. 318

Verification and Validation

An Approach to Symbolic Test Generation p. 338

Behavioral Conformance Verification in an Integrated Approach Using UML and B p. 358

Predicate Diagrams for the Verification of Reactive Systems p. 380

Modular Verification for a Class of PLTL Properties p. 398

Towards Model Checking Stochastic Process Algebra p. 420

Author Index p. 441

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.