Platform thinking in embedded systems
Interprocedural optimization for dynamic hardware configurations
Reconfigurable embedded systems: an application-oriented perspective on architectures and design techniques
Reconfigurable multiple operation array
RAPANUI: rapid prototyping for media processor architecture exploration
Data-driven regular reconfigurable arrays: design space exploration and mapping
Automatic FIR filter generation for FPGAs
Two-dimensional fast cosine transform for vector-STA architectures
Configurable computing for high-security/high-performance ambient systems
FPL-3E: towards language support for reconfigurable packet processing
Flux caches: what are they and are they useful?
First-level instruction cache design for reducing dynamic energy consumption
A novel JAVA processor for embedded devices
Formal specification of a protocol processor
Tuning a protocol processor architecture towards DSP operations
Observations on power-efficiency trends in mobile communication devices
CORDIC-augmented sandbridge processor for channel equalization
Power-aware branch logic: a hardware based technique for filtering access to branch logic
Exploiting intra-function correlation with the global history stack
Power efficient instruction caches for embedded systems
Micro-architecture performance estimation by formula
Offline phase analysis and optimization for multi-configuration processors
Hardware cost estimation for application-specific processor design
Ultra fast cycle-accurate compiled emulation of inorder pipelined architectures
Generating stream based code from plain C
Fast real-time job selection with resource constraints under earliest deadline first
A programming model for an embedded media processing architecture
Automatic ADL-based assembler generation for ASIP programming support
Sandbridge software tools
A hardware accelerator for controlling access to multiple-unit resources in safety/time-critical systems
Pattern matching acceleration for network intrusion detection systems
Real-time stereo vision on a reconfigurable system
Application of very fast simulated reannealing (VFSR) to low power design
Compressed swapping for NAND flash memory based embedded systems
A radix-8 multiplier design and its extension for efficient implementation of imaging algorithms
A scalable embedded JPEG2000 architecture
A routing paradigm with novel resources estimation and routability models for X-architecture based physical design
Benchmarking mesh and hierarchical bus networks in system-on-chip context p. 354
DDM-CMP: data-driven multithreading on a chip multiprocessor p. 364
Modeling NoC architectures by means of deterministic and stochastic petri nets p. 374
High abstraction level design and implementation framework for wireless sensor networks p. 384
The ODYSSEY tool-set for system-level synthesis of object-oriented models p. 394
Design and implementation of a WLAN terminal using UML 2.0 based design flow p. 404
Rapid implementation and optimisation of DSP systems on SoPC heterogeneous platforms p. 414
DVB-DSNG modem high level synthesis in an optimized latency insensitive system context p. 424
SystemQ: a queuing-based approach to architecture performance evaluation with SystemC p. 434
Moving up to the modeling level for the transformation of data structures in embedded multimedia applications p. 445
A case for visualization-integrated system-level design space exploration p. 455
Mixed virtual/real prototypes for incremental system design - a proof of concept p. 465
Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.