Some real observations on virtual machines
Replica victim caching to improve reliability of in-cache replication
Efficient victim mechanism on sector cache organization
Cache behavior analysis of a compiler-assisted cache replacement policy
Modeling the cache behavior of codes with arbitrary data-dependent conditional structures
A configurable system-on-chip architecture for embedded devices
An auto-adaptive reconfigurable architecture for the control
Enhancing the memory performance of embedded systems with the flexible sequential and random access memory
Heuristic algorithm for reducing mapping sets of hardware-software partitioning in reconfigurable system
Architecture design of a high-performance 32-bit fixed-point DSP
TengYue-1: a high performance embedded SoC
A fault-tolerant single-chip multiprocessor
Initial experiences with dreamy memory and the RAMpage memory hierarchy
dDVS: an efficient dynamic voltage scaling algorithm based on the differential of CPU utilization
High performance microprocessor design methods exploiting information locality and data redundancy for lower area cost and power consumption
Dynamic reallocation of functional units in superscalar processors
Multiple-dimension scalable adaptive stream architecture
Impact of register-cache bandwidth variation on processor performance
Exploiting free execution slots on EPIC processors for efficient and accurate runtime profiling
Continuous adaptive object-code re-optimization framework
Initial evaluation of a user-level device driver framework
A generation ahead of microprocessor: where software can drive uArchitecture to?
A cost-effective supersampling for full scene AntiAliasing
A simple architectural enhancement for fast and flexible elliptic curve cryptography over binary finite fields GF(2^{m})
Scalable design framework for JPEG2000 system architecture
Real-time three dimensional vision
A router architecture for QoS capable clusters
Optimal scheduling algorithms in WDM optical interconnects with limited range wavelength conversion capability
Comparative evaluation of adaptive and deterministic routing in the OTIS-hypercube
A two-level on-chip bus system based on multiplexers
Make computers cheaper and simpler
A low power branch predictor to selectively access the BTB
Static techniques to improve power efficiency of branch predictors
Choice predictor for free
Performance impact of different data value predictors
Heterogeneous networks of workstations p. 426
Finding high performance solution in reconfigurable mesh-connected VLSI arrays p. 440
Order independent transparency for image composition parallel rendering machines p. 449
An authorization architecture oriented to engineering and scientific computation in grid environments p. 461
Validating word-oriented processors for bit and multi-word operations p. 473
Dynamic fetch engine for simultaneous multithreaded processors p. 489
A novel rename register architecture and performance analysis p. 503
A new hierarchy cache scheme using RAM and Pagefile p. 515
An object-oriented data storage system on network-attached object devices p. 527
A scalable and adaptive directory scheme for hardware distributed shared memory p. 539
A compiler-assisted on-chip assigned-signature control flow checking p. 554
A floating point divider performing IEEE rounding and quotient conversion in parallel p. 568
Efficient buffer allocation for asynchronous linear pipelines by design space localization p. 582

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.