"CODES and Co-Design: A Look Back and a Look Forward" p. 2
"The Usage of Stochastic Processes in Embedded System Specifications" p. 5
"Modeling and Evaluation of Hardware/Software Designs" p. 11
"SystemC: A Homogenous Environment to Test Embedded Systems" p. 17
"Embedded UML: A merger of real-time UML and co-design" p. 23
"Hardware/software partitioning of embedded systems in OCAPI-xl" p. 30
"HW/SW Partitioning of an Embedded Instruction Memory Decompression" p. 36
"MAGELLAN: Multiway Hardware-Software Partitioning and Scheduling for Latency Minimization of Hierarchical Control Dataflow Task Graphs" p. 42
"A Practical Toolbox for System Level Communication Synthesis" p. 48
"System Canvas: A New Design Environment for Embedded DSP and Telecommunication Systems" p. 54
"Designing Domain-Specific Processors" p. 61
"RS-FDRA: A Register Sensitive Software Pipelining Algorithm for Embedded VLIW Processors" p. 67
"A Novel Parallel Deadlock Detection Algorithm and Architecture" p. 73
"Towards Effective Embedded Processors in Codesigns: Customizable Partitioned Caches" p. 79
"Development Cost and Size Estimation Starting from High-Level Specifications" p. 86
"Exploring Design Space of Parallel Realizations: MPEG-2 Decoder Case Study" p. 92
"Source-Level Execution Time Estimation of C Programs" p. 98
"STARS of MPEG decoder: a case study in worst-case analysis of discrete-event systems" p. 104
"Evaluating Register File Size in ASIP Design" p. 109
"Generating Mixed Hardware/Software Systems for SDL Specifications" p. 116
"Area-Efficient Buffer Binding Based on a Novel Two-Port FIFO Structure" p. 122
"Deriving Hard Real-Time Embedded Systems Implementations directly from SDL Specifications" p. 128
"A Trace Transformation Technique for Communication Refinement" p. 134
"A Systematic Approach to Software Peripheral for Embedded Systems" p. 140
"A Constructive Algorithm for Memory-Aware Task Assignment and Scheduling" p. 147
"A Constraint-based Application Model and Scheduling Techniques for Power-aware Systems" p. 153
"Optimal Acyclic Fine-Grain Scheduling with Cache Effects for Embedded and Real Time Systems" p. 159
"Scheduling-based Code Size Reduction in Processors with Indirect Addressing Mode" p. 165
"Task concurrency management methodology to schedule the MPEG-4 IM1 player on a highly parallel processor platform" p. 170
"Parameterized System Design Based on Genetic Algorithms" p. 177
"Minimizing System Modification in an Incremental Design Approach" p. 183
"High-level architectural co-simulation using Esterel and C" p. 189
"A Generic Wrapper Architecture for Multi-Processor SoC Cosimulation and Design" p. 195
"The TACO Protocol Processor Simulation Environment" p. 201
"Formal Synthesis and Code Generation of Embedded Real-Time Software" p. 208
"Whole program compilation for embedded software: the ADSL experiment" p. 214
"Compiler-Directed Selection of Dynamic Memory Layouts" p. 219
(s) "Logic Optimization and Code Generation for Embedded Control Applications" p. 225
(s) "Empirical Comparison of Software-Based Error Detection and Correction Techniques for Embedded Systems" p. 230
(s) "Hybrid Search Strategies for Dynamic Voltage Scaling in Embedded Multiprocessors" p. 243
(s) "Processor Frequency Speed Setting for Energy Minimization of Streaming Multimedia Applications" p. 249
(s) "Retargetable Compilation for Low Power" p. 254
(s) "A Design Framework to Efficiently Explore Energy-Delay Tradeoffs" p. 260

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.