System-on-a-chip vs. system-in-a-package : design and interconnection issues  
Investigation of delay, crosstalk and crosstalk delay in sub 90 nm CMOS interconnects  
A wafer-level 3D IC technology platform  
Backend implications for thermal effects in 3D integrated SOI structures  
Optimization of vertical interconnection in 3D LSI using wire-length distribution  
Polymer optical interconnect technologies for polylithic gigascale integration  
Low crosstalk differential transmission line interconnect on Si ULSI  
Copper coplanar waveguides on silicon substrates for operation above 10 GHz  
Noise free and jitter-less clock distribution method for high-frequency system using microcavity  
Design optimization of high-performance stranded inductors for damascene copper integration in the back-end of line  
Moisture and oxygen uptake in low-k/copper interconnect structures  
A 90 nm dual damascene hybrid (organic/inorganic) low-k - copper BEOL integration scheme  
Improving the electrical performance of Cu/CVD low-k Coral interconnection - an exploration of SiC cap etch and Ta diffusion barrier deposition  
SiO$_2$-aerogel ULK integration into copper damascene interconnects for RF devices  
Integration of Cu with porous ultra low-k (k-2.2) materials  
Hybrid CMP process for copper and ultra low-k materials integration  
Improvement of short defect density by controlling surface height of Cu line  
Improvement in Cu-CMP technology for 90 nm nodes  
Hybrid FSG-SiLK damascene copper integration  
Process technology to improve integration stability for Cu/Low-k (SiOC/FSG hybrid) dual-damascene interconnects  
A feasibility study of dual damascene porous SiLK resin with spin-on hard masks  
Thermal stability of Cu/non-porous SiLK integration with Ta(N) BiLayer as diffusion barrier  
Porous SiLK Y semiconductor dielectric resin - the impact of dramatically reduced pore size on integration of an organic ultra-low-k ILD material  
Advanced low-k SiOC/SiC integration in Cu dual damascene interconnect for 65 nm node SoC technology  
Top hard mask dual damascene integration of CVD ultra low-k material  
Flip chip solder bumping compatibility on Cu/low-k devices  
Study of side seal/bond pad integrity in ultra low-k dielectric/Cu integration  
Growth of crystalline defects on the surface of FSG dielectrics  
Three dimensional tomographic imaging of Cu interconnect structures  
Grain orientation of copper nano interconnects  
A morphology study of copper and aluminum interconnects  
Thickness and temperature dependent resistivity of thin copper films  
Electrical and microstructural characterization of narrow Cu interconnects  
Grain boundary migration in metallic interconnects
Study on copper thin films deposited onto titanium nitride layer for ultra-large scale integration p. 237

The mechanics of interface failure between rectangular features in multi-layer devices p. 245

A study of electromigration lifetime for Cu interconnects coated with CoWP, Ta/TaN, or SiC[subscript x]N[subscript y]H[subscript z] p. 253

Electromigration reliability of damascene copper interconnects p. 259

Reliability improvement to copper damascene structures using buried capping layer p. 271

New reliability failure mechanism in porous low-k dual damascene interconnects p. 277

Improved thermal stability of copper vias using a cyclical stress test p. 283

Resistance-ratio measurement as a monitor of the electromigration reliability of commercial ICs p. 289

A reliability model for interlayer dielectric cracking during fast thermal cycling p. 295

Bimodal behavior and improvement of electromigration resistance of copper observed in highly accelerated lifetime tests (HALT) p. 301

Improvement of thermally-induced via instability in Cu/OSG interconnect p. 307

Correlation between stress relaxation and electromigration in Cu/low-k lines p. 313

Integration and characterization of a self-aligned barrier to Cu diffusion based on copper silicide p. 321

Electroless NiMO-P thin films for capping/barrier layer applications p. 329

Direct plating of Cu on PVD Ru for replacement of Ta(N) diffusion barriers p. 335

Evaluation of CVD TiN(Si) for Cu/SiLK integration: electrical and reliability p. 341

Effect of diffusion barriers on electrical performance and reliability of Cu metallization in 0.13 [mu]m Cu/ultra-low-k technology p. 349

Alpha-Ta formation and its impact on electromigration p. 355

Pulsed deposition of tungsten nitride and its application to direct fill of tungsten vias p. 361


Metal seed activation of TiSiN diffusion barrier layers for electrochemical copper deposition p. 373

Deposition of tantalum diffusion barriers and copper seed layers into trenches and vias using high current arc device and additional application of pulsed substrate bias p. 379

Analysis of TaN film properties inside vias for gap fill application p. 385

Barrier stability below the end-of-roadmap thickness of 2.5 nm? p. 391

Characterization of a PECVD WN[subscript x] barrier layer against copper diffusion p. 397

Failure mechanisms in dielectric barriers p. 405

Bulk and interfacial leakage current in dielectric degradation of copper damascene interconnects p. 411

A highly reliable barrier dielectric for Cu/SiOC interconnects from trimethylvinylsilane p. 415

Spin-on barrier for pore-sealing on 2.2 porous ultra low-k material p. 421
Low-k film containing no oxygen for barrier-free Cu interconnects

Post Cu CMP surface modification for reliability improvement in 300 mm CLN90 BEOL Cu/low-k interconnect

Carbon doped oxide (CDO) film development and integration challenges

Evaluation of adhesion of low-k film deposited by STP

Characterization of low-k porous silica films incorporated with ethylene groups

Gas cluster ion beam application to porous low-k dielectrics

Porous ILD process development for sub 100 nm integration

Highly reliable multilevel interconnects with nano-clustering silica

Low-temperature H[script 2]-plasma cure for spin-on porous MSQ

Analysis of an extreme low-k organosilicate dielectric film exposed to representative plasmas and to a restorative process

Frequency and in situ characterization of high permittivity insulators for high-speed integrated passives

A high-silica, robust porous dielectric film

Measuring porosity : a comparative study of techniques

Supercritical silylation of ashed SI-O-C low-k films to limit changes in critical dimensions

Repairing process-induced damage to porous low-k ILDs by post-ash treatment

Impact of pre-barrier sputter etch in porous MSQ-based Cu interconnects

The pore structure and its impacts on property and performance of a spin-on porous low-k dielectric

Correlation of pore structure to integration issues for low-k interconnects

Plasma enhanced CVD low-k black diamond film formation process for 65 nm technology node

Correlation between solvent diffusion, porosity and pore sealing for low-k dielectrics

Metallization issues for MEMS

Formation of 10 nm continuous Co film in a fine hole by electroless plating for seed layer application

Electro-grafting : a new approach for copper seeding or direct plating

Nanoscale deposition in supercritical fluids : Cu metallization process and barrier metal deposition possibility

A suppression of stress-induced voiding in Cu/low-k damascene interconnects using self-aligned metal capping method

Flow-Al/CVD-Al filling technology for multi level interconnect

Selective deposition of pure and phosphorus doped cobalt from supercritical carbon dioxide solutions

The effect of surface activation on electroless Ag(W) deposition

CMP process development and post-CMP defects studies on Cu/ultra low-k materials with single damascene scheme

Novel solution to highly uniform CMP for 45 nm device generation : integration of single-step Cu CMP and planar etch back of dielectric using anti-corrosive DHF and suppression of galvanic corrosion

High-speed Cu-CMP for three-dimensional chip stacking with Si through-via
Cu-CMP process development using two copper slurries to reduce dishing in Cu interconnects  p. 633
Analysis of the metal surface in CMP process  p. 639
The development of defect free post-CMP cleaning in Cu/low-k damascene wiring  p. 645
Simulation of the etching and sealing of porous dielectrics  p. 651
A new non-destructive in-line Cu/low-k damascene array measurement methodology for sub-90 nm CMOS manufacturing  p. 657
CVD precursors for NiSi films  p. 663

Table of Contents provided by Blackwell’s Book Services and R.R. Bowker. Used with permission.