Introduction
About the Editors
Acknowledgements
Architectures
Extra-dimensional island-style FPGAs
A tightly coupled VLIW/reconfigurable matrix and its modulo scheduling technique
Stream-based XPP Architectures in adaptive System-on-Chip Integration
Core-based architecture for data transfer control in SOC design
Customizable and reduced hardware motion estimation processors
Methodologies and Tools
Enabling run-time task relocation on reconfigurable systems
A unified co-design environment for the UltraSonic reconfigurable computer
Mapping applications to a coarse grain reconfigurable system
Compilation and temporal partitioning for a coarse-grain reconfigurable architecture
Run-time defragmentation for dynamically reconfigurable hardware
Virtual hardware byte code as a design platform for reconfigurable embedded systems

A low energy data management for multi-context reconfigurable architectures
Dynamic and partial reconfiguration in FPGA SoCs: requirements tools and a case study
Applications
Design flow for a reconfigurable processor
IPsec-Protected Transport of HDTV over IP
Fast, large-scale string matching for a 10 Gbps FPGA-based network intrusion detection system
Architecture and FPGA implementation of a digit-serial RSA Processor
Division in GF(p) for application in elliptic curve cryptosystems on field programmable logic
A New Arithmetic Unit in GF(2m) for Reconfigurable Hardware Implementation
Performance Analysis of SHACAL-1 Encryption Hardware Architectures
Security aspects of FPGAs in cryptographic applications
Bioinspired stimulus encoder for cortical visual neuroprostheses
A Smith-Waterman Systolic Cell
The effects of polynomial degrees

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.