Foreword
Conference Committee
Technical Program Committee
Reviewers

Tutorial 1: Behavioral Synthesis: From Research to Production Use
Tutorial 2: Design Solutions and Challenges for Low Power Systems
Tutorial 3: CAD Tools for Mixed-Signal Simulation, Synthesis and Layout
Tutorial 4: Digital Circuit Interconnect: Issues, Models, Analysis and Design
Panel: Future of ICCAD: Teenage Years
Panel: ICCAD Profession: Facts, Trends and Illusions

Perturb and Simplify: Multi-Level Boolean Network Optimizer p. 2
Multi-Level Logic Optimization by Implication Analysis p. 6
Incremental Synthesis p. 14
Definition and Solution of the Memory Packing Problem for Field-Programmable Systems p. 20

Integrating Program Transformations in the Memory-Based Synthesis of Image and Video Algorithms p. 27
Dataflow-Driven Memory Allocation for Multi-Dimensional Signal Processing Systems p. 31

Test Generation for Bridging Faults in CMOS ICs Based on Current Monitoring Versus Signal Propagation p. 36
Iterative [Simulation-Based Genetics + Deterministic Techniques] = Complete ATPG p. 40
Analytical Fault Modeling and Static Test Generation for Analog ICs p. 44
Efficient Network Flow Based Min-Cut Balanced Partitioning p. 50
Multi-Way VLSI Circuit Partitioning Based on Dual Net Representation p. 56
A General Framework for Vertex Orderings, with Applications To Netlist Clustering p. 63

Re-Encoding Sequential Circuits to Reduce Power Dissipation p. 70
Precomputation-Based Sequential Logic Optimization for Low Power p. 74
Low Power State Assignment Targeting Two- and Multi-Level Logic Implementations p. 82
Algorithm Selection: A Quantitative Computation-Intensive Optimization Approach p. 90
Adaptation of Partitioning and High-Level Synthesis in Hardware/Software Co-Synthesis p. 96
An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures p. 110

Test Pattern Generation Based on Arithmetic Operations p. 117
Random Pattern Testable Logic Synthesis p. 125
Compression-Relaxation: A New Approach to Performance Driven Placement for Regular Architectures p. 130
A Loosely Coupled Parallel Algorithm for Standard Cell Placement p. 137
Delay and Area Optimization for Compact Placement by Gate Resizing and Relocation p. 145
Edge-Map: Optimal Performance Driven Technology Mapping for Iterative LUT Based FPGA Designs  p. 150

Maple: A Simultaneous Technology Mapping, Placement, and Global Routing Algorithm for Field-Programmable Gate Arrays  p. 156

Universal Logic Gate for FPGA Design  p. 164

Condition Graphs for High-Quality Behavioral Synthesis  p. 170

Dynamic Scheduling and Synchronization Synthesis of Concurrent Digital Systems under System-Level Constraints  p. 175

Comprehensive Lower Bound Estimation from Behavioral Descriptions  p. 182

Fast and Accurate Timing Simulation with Regionwise Quadratic Models of MOS I-V Characteristics  p. 190

VLSI Timing Simulation With Selective Dynamic Regionization  p. 195

A New Efficient Approach to Statistical Delay Modeling of CMOS Digital Combinational Circuits  p. 200

Simultaneous Driver and Wire Sizing for Performance and Power Optimization  p. 206

Low-Cost Single Layer Clock Trees with Exact Zero Elmore Delay Skew  p. 213

Clock Period Constrained Minimal Buffer Insertion in Clock Trees  p. 219

Efficient Implementation of Retiming  p. 226

Retiming with Non-Zero Clock Skew, Variable Register, and Interconnect Delay  p. 234

Optimal Latch Mapping and Retiming Within a Tree  p. 242

Simulation of Digital Circuits in the Presence of Uncertainty  p. 248

Fast Transient Power and Noise Estimation for VLSI Circuits  p. 252

The Inversion Algorithm for Digital Simulation  p. 258

Unified Complete MOSFET Model for Analysis of Digital and Analog Circuits  p. 264

A Precorrected-FFT Method for Capacitance Extraction of Complicated 3-D Structures  p. 268

Measurement and Modeling of MOS Transistor Current Mismatch in Analog IC's  p. 272

Skew Sensitivity Minimization of Buffered Clock Tree  p. 280

Process-Variation-Tolerant Clock Skew Minimization  p. 284

A Specified Delay Accomplishing Clock Router Using Multiple Layers  p. 289

Switching Activity Analysis Considering Spatiotemporal Correlations  p. 294

Estimation of Circuit Activity Considering Signal Correlations and Simultaneous Switching  p. 300

A Cell-Based Power Estimation in CMOS Combinational Circuits  p. 304

Design Exploration for High-Performance Pipelines  p. 312

Simultaneous Functional-Unit Binding and Floorplanning  p. 317

Module Selection and Data Format Conversion for Cost-Optimal DSP Synthesis  p. 322

On Testing Delay Faults in Macro-Based Combinational Circuits  p. 332

RAFT: A Novel Program for Rapid-Fire Test and Diagnosis of Digital Logic for Marginal Delays and Delay Faults  p. 340

A Comprehensive Fault Macromodel for Opamps  p. 344

Channel-Driven Global Routing with Consistent Placement  p. 350

A New Global Routing Algorithm for FPGAs  p. 356
On the NP-Completeness of Regular 2-D FPGA Routing Architectures and a Novel Solution p. 362
A Symbolic Method to Reduce Power Consumption of Circuits Containing False Paths p. 368
Multi-Level Network Optimization for Low Power p. 372
LP Based Cell Selection with Constraints of Timing, Area, and Power Consumption p. 378
Power Analysis of Embedded Software: A First Step Towards Software Power Minimization p. 384
Generating Instruction Sets and Microarchitectures from Applications p. 391
Register Assignment Through Resource Classification for ASIP Microcode Generation p. 397
Efficient Small-Signal Circuit Analysis and Sensitivity Computations with the PVL Algorithm p. 404
Capturing Time-of-Flight Delay for Transient Analysis Based on Scattering Parameter Macromodel p. 412
RC Interconnect Synthesis - A Moment Fitting Approach p. 418
Adaptive Cut Line Selection in Min-Cut Placement for Large Scale Sea-of-Gates Arrays p. 428
Folding a Stack of Equal Width Components p. 432
Area Minimization for Hierarchical Floorplans p. 436
Multi-Level Synthesis for Safe Replaceability p. 442
Iterative Algorithms for Formal Verification of Embedded Real-Time Systems p. 450
Incremental Formal Design Verification p. 458
Optimization of Critical Paths in Circuits with Level-Sensitive Latches p. 468
Computing the Entire Active Area/Power Consumption Versus Delay Trade-Off Curve for Gate Sizing with a Piecewise Linear Simulator p. 474
Dynamical Identification of Critical Paths for Iterative Gate Sizing p. 481
Built-in Self-Test and Fault Diagnosis of Fully Differential Analogue Circuits p. 486
A New Built-In Self-Test Approach for Digital-To-Analog and Analog-To-Digital Converters p. 491
Fault Detection and Input Stimulus Determination for the Testing of Analog Integrated Circuits Based on Power-Supply Current Monitoring p. 495
An Enhanced Flow Model for Constraint Handling in Hierarchical Multi-View Design Environments p. 500
On Modeling Top-Down VLSI Design p. 508
A Formal Basis for Design Process Planning and Management p. 516
Design of Heterogeneous IC's for Mobile and Personal Communication Systems p. 524
Embedded Systems Design for Low Energy Consumption p. 534
Synthesis of Hazard-Free Multi-Level Logic Under Multiple-Input Changes from Binary Decision Diagrams p. 542
Performance-Driven Synthesis of Asynchronous Controllers p. 550
Decomposition Methods for Library Binding of Speed-Independent Asynchronous Designs p. 558
On Error Correction in Macro-Based Circuits p. 568
Fault Dictionary Compaction by Output Sequence Removal p. 576
Automatic Test Program Generation for Pipelined Processors p. 580
Synthesis of Manufacturable Analog Circuits
A Statistical Optimization-Based Approach for Automated Sizing of Analog Cells
Time-Domain Non-Monte Carlo Noise Simulation for Nonlinear Dynamic Circuits with Arbitrary Excitations
Improving Over-the-Cell Channel Routing in Standard Cell Design
Minimum Crosstalk Switchbox Routing
Techniques for Crosstalk Avoidance in the Physical Design of High-Performance Digital Systems
Efficient Breadth-First Manipulation of Binary Decision Diagrams
Symmetry Detection and Dynamic Variable Ordering of Decision Diagrams
A Redesign Technique for Combinational Circuits Based on Gate Reconnections
Non-Scan Design-for-Testability of RT-Level Data Paths
Selecting Partial Scan Flip-Flops for Circuit Partitioning
Logic Synthesis Techniques for Reduced Area Implementation of Multilevel Circuits With Concurrent Error Detection
Macromodeling of Analog Circuits for Hierarchical Circuit Design
Approximate Symbolic Analysis of Large Analog Integrated Circuits
Testing of Analog Systems Using Behavioral Models and Optimal Experimental Design Techniques
Layer Assignment for High-Performance Multi-Chip Modules
The Reproducing Placement Problem with Applications
RISA: Accurate and Efficient Placement Routability Modeling
A New Approach for Factorizing FSM's
Boolean Constrained Encoding: A New Formulation and a Case Study
Optimization of Hierarchical Designs Using Partitioning and Resynthesis
HyHOPE: A Fast Fault Simulator With Efficient Simulation of Hypertrophic Faults
Fast Timing Simulation of Transient Faults in Digital Circuits
A Fast and Memory-Efficient Diagnostic Fault Simulation for Sequential Circuits
Timing Uncertainty Analysis for Time-of-Flight Systems
Provably Correct High-Level Timing Analysis Without Path Sensitization
A Timing Analysis Algorithm for Circuits With Level-Sensitive Latches
An Object-Oriented Cell Library Manager
Reuse of Design Objects in CAD Frameworks
Towards Support for Design Description Languages in EDA Frameworks
Author Index

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.