Tutorial: Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits  p. 612
Accurate Estimation of Combinational Circuit Activity  p. 618
Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuits  p. 623
Efficient Power Estimation for Highly Correlated Input Streams  p. 628
Power Estimation in Sequential Circuits  p. 635
New Ideas for Solving Covering Problems  p. 641
Logic Synthesis for Engineering Change  p. 647
A Partitioning-Based Logic Optimization Method for Large Scale Circuits with Boolean Matrix  p. 653
Multi-Level Logic Minimization Based on Multi-Signal Implications  p. 658
An Efficient Algorithm for Local Don't Care Sets Calculation  p. 663
Logic Clause Analysis for Delay Optimization  p. 668
Information Models of VHDL  p. 678
Measures of Syntactic Complexity for Modeling Behavioral VHDL  p. 684
Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization  p. 690
An Algorithm for Incremental Timing Analysis  p. 696
An Assigned Probability Technique to Derive Realistic Worst-Case Timing Models of Digital Standard Cells  p. 702
Automatic Clock Abstraction from Sequential Circuits  p. 707
Hierarchical Optimization of Asynchronous Circuits  p. 712
Externally Hazard-Free Implementations of Asynchronous Circuits  p. 718
A Design and Validation System for Asynchronous Circuits  p. 725
Conference Author/Panelist Index  p. 731

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.