Conference Committee

Introduction

IC technology trends for wireless local area networks p. 1
VLSI architecture for MPEG-4 core profile video codec with accelerated bitstream processing
FPGA implementation of Santos-Victor optical flow algorithm for real-time image processing: a useful attempt
Integer cosine transform chip design for image compression p. 33
Mapping of real-time and low-cost super-resolution algorithms onto a hybrid video encoder
State of the art in CMOS threshold logic VLSI gate implementations and applications p. 53

New efficient offset voltage cancellation techniques using digital trimming p. 65
Novel 1.25-Gb/s CMOS burst mode optical receiver with automatic gain controllable preamplifier and a highly sensitive peak detector without external reset signal p. 77

Scheduling components for multigigabit network SoCs p. 86
CMOS mixed-signal MODEM for data transmission and control of electrical household appliances using a low-voltage power line p. 98
High-speed clock recovery unit based on a phase aligner p. 106
Practical high-level methodology case study: implementation of an ATM over SDH transceiver from the system specification p. 116
High-bandwidth low-latency global interconnect p. 126
Leakage control for deep-submicron circuits p. 135
Scaling down photonic waveguide devices on the SOI platform p. 147
Theoretical analysis on characteristics and efficiency of CdS/CdTe heterojunction solar cell p. 157
Signaling in the heterogeneous architecture multiprocessor paradigm p. 165
High-performance VLSI architecture for video processing p. 175
System-level verification methodology for advanced switch fabrics p. 187
Models and algorithm for the calculation of the impulse response on IR-wireless indoor channels p. 199
VESTA: a system-level verification environment based on C++ p. 209
MHDL CAD tool with fault circuit handling p. 220
Switch-based interconnect architecture for future systems on chip p. 228
CMOS receiver circuits for high-speed data transmission according to LVDS standard p. 238

System-level optimization of baseband filters for communication applications p. 245
Analog filter circuits testing using voltage and current measurements p. 257
Iterative current mode per pixel ADC for 3D SoftChip implementation in CMOS p. 267
Novel low-voltage low-power Gb/s transimpedance amplifier architecture p. 274
[Delta][Sigma] modulator for a programmable-gain low-power high-linearity automotive sensor interface p. 286
LP-LV high-performance monolithic DTMF receiver with on-chip test facilities p. 298
Flexible coprocessor architectures for ambient intelligent applications in the mobile communication and automotive domain p. 310