General Chair's Message
Program Chair's Message
Conference Organization
Referees

Memory System Characterization of Commercial Workloads p. 3
Performance Characterization of a Quad Pentium Pro SMP using OLTP Workloads p. 15
Execution Characteristics of Desktop Applications on Windows NT p. 27
An Analysis of Database Workload Performance on Simultaneous Multithreaded Processors p. 39
An Analysis of Correlation and Predictability: What Makes Two-Level Branch Predictors Work p. 52
Branch Prediction based on Universal Data Compression Algorithms p. 62
Modeling Program Predictability p. 73
Multi-Level Texture Caching for 3D Graphics Hardware p. 86
Switcherland: A QoS Communication Architecture for Workstation Clusters p. 98
Declustered Disk Array Architectures with Optimal and Near-Optimal Parallelism p. 109
Confidence Estimation for Speculation Control p. 122
Pipeline Gating: Speculation Control for Energy Reduction p. 132
Memory Dependence Prediction using Store Sets p. 142
Dynamic History-Length Fitting: A Third Level of Adaptivity for Branch Prediction p. 155

Accurate Indirect Branch Prediction p. 167
Using Prediction to Accelerate Coherence Protocols p. 179
Active Pages: A Computation Model for Intelligent Memory p. 192
Increasing TLB Reach using Superpages Backed by Shadow Memory p. 204
Options for Dynamic Address Translation in COMAs p. 214
Integrated Predicated and Speculative Execution in the IMPACT EPIC Architecture p. 227
Threaded Multiple Path Execution p. 238
Selective Eager Execution on the PolyPath Architecture p. 250
Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing p. 262
The Effect of Instruction Fetch Bandwidth on Value Prediction p. 272
Dynamic IPC/Clock Rate Optimization p. 282
Performance Modeling and Code Partitioning for the DS Architecture p. 293
Exploiting Fine-Grain Thread Level Parallelism on the MIT Multi-ALU Processor p. 306
Effects of Architectural and Technological Advances on the HP/Convex Exemplar's Memory and Communication Performance p. 318
Design Choices in the SHRIMP System: An Empirical Study p. 330
Flexible Use of Memory for Replication/Migration in Cache-Coherent DSM Multiprocessors p. 342
Exploiting Spatial Locality in Data Caches using Spatial Footprints p. 357
Low Load Latency through Sum-Addressed Memory (SAM) p. 369
Analytic Evaluation of Shared-Memory Systems with ILP Processors p. 380
Index of Authors p. 393