Preface

Program and Steering Committee

Referees

Overcoming Superscalar Limitations

A Persistent Rescheduled-Page Cache for Low Overhead Object Code Compatibility in VLIW Architectures p. 4

Integrating a Misprediction Recovery Cache (MRC) into a Superscalar Pipeline p. 14

Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching p. 24

Accurate and Practical Profile-Driven Compilation Using the Profile Buffer p. 36

Efficient Path Profiling p. 46

Profile-Driven Instruction Level Parallel Scheduling with Application to Super Blocks p. 58

Speculative Hedge: Regulating Compile-Time Speculation Against Profile Variations p. 70

Hot Cold Optimization of Large Windows/NT Applications p. 80

Java Bytecode to Native Code Translation: The Caffeine Prototype and Preliminary Results p. 90

Analysis Techniques for Predicated Code p. 100

Global Predicate Analysis and its Application to Register Allocation p. 114

Modulo Scheduling of Loops in Control-Intensive Non-Numeric Programs p. 126

Migration of Functions to the Main CPU p. 142

Assigning Confidence to Conditional Branch Predictions p. 153

Compiler Synthesized Dynamic Branch Prediction p. 153

Wrong-Path Instruction Prefetching p. 165

Design Decisions Influencing the UltraSPARC's Instruction Fetch Architecture p. 178

Increasing the Instruction Fetch Rate via Block-Structured Instruction Set Architectures p. 191

Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings p. 201

Tango: A Hardware-Based Data Prefetching Technique for Superscalar Processors p. 214

Exceeding the Dataflow Limit via Value Prediction p. 226

The Performance Potential of Data Dependence Speculation and Collapsing p. 238

Heuristics for Register-Constrained Software Pipelining p. 250

Software Pipelining Loops with Conditional Branches p. 262

Combining Loop Transformations Considering Caches and Scheduling p. 274

Instruction Scheduling and Executable Editing p. 288

Instruction Scheduling for the HP PA-8000 p. 298

Meld Scheduling: Relaxing Scheduling Constraints across Region Boundaries p. 308

Custom-Fit Processors: Letting Applications Define Architectures p. 324

Optimization for a Superscalar Out-of-Order Machine p. 336

Optimization of Machine Descriptions for Efficient Use p. 349

Author Index p. 359

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.