Message from the Workshop Chairs

Committees

Embedded Architecture Co-Synthesis and System Integration p. 2
A Multi-Level Transformation Approach to HW/SW Codesign: A Case Study p. 10
Fully Parallel Hardware/Software Codesign for Multi-Dimensional DSP Applications p. 18
A Co-Design Methodology Based on Formal Specification and High-Level Estimation p. 28
Speed-Up Estimation for HW/SW-Systems p. 36
A Framework for Interactive Analysis of Timing Constraints in Embedded Systems p. 44
The Interplay of Run-Time Estimation and Granularity in HW/SW Partitioning p. 52
Panel on the RASSP Program p. 60
Partitioning and Exploration Strategies in the TOSCA Co-Design Flow p. 62
Process Partitioning for Distributed Embedded Systems p. 70
Two-Level Partitioning of Image Processing Algorithms for the Parallel Map-Oriented Machine p. 77
PACE: A Dynamic Programming Algorithm for Hardware/Software Partitioning p. 85
A Model for the Coanalysis of Hardware and Software Architectures p. 94
A Case Study in Co-Design of Communication Controllers p. 104
Topic 1: Representation Issues in Co-Design p. 114
Topic 2: The Role of Flexibility in Co-Design p. 116
Towards a Model for Hardware and Software Functional Partitioning p. 116
Implications of Codesign as a Natural Constituent of a Systems Engineering Discipline for Computer-Based Systems p. 124
Uninterpreted Co-Simulation for Performance Evaluation of HW/SW Systems p. 132
Author Index p. 141

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.