Symposium Chair's Message
Program Chair's Message
Organizing Committees
Program Committee Members
Reviewers

Test Generation and Fault Simulation Algorithms for Sequential Circuits with Embedded RAMs p. 2
Hardware-Accelerated Parallel-Pattern/Multiple-Fault-Propagation Concurrent Fault Simulation p. 8
Fault Detection by Transient Transition Count Testing p. 14
Delay Fault Propagation in Synchronous Sequential Circuits p. 20
Bounding Error Masking in Linear Output Space Compression Schemes p. 27
Fault Coverage Analysis in Monitored Sequential Circuits p. 33
Application of Byte Error Detecting Codes to the Design of Self-Checking Circuits p. 39

Strongly Fail-Safe Interfaces Based on Concurrent Checking p. 45
Efficient Techniques for Multiple Fault Test Generation p. 52
A Sequential Redundant Fault Identification Scheme and Its Application to Test Generation p. 57
Test Scheduling Using Test Subsession Partitioning p. 63
On the Performance Analysis of Parallel Processing for Test Generation p. 69
An Efficient Logical Fault Diagnosis for Combinational Circuits Using Stuck-at Fault Simulation p. 76
Efficiency Improvements for Multiple Fault Diagnosis of Combinational Circuits p. 82
An Approach of Diagnosing Single Bridging Faults in CMOS Combinational Circuits p. 88
Efficient Diagnostic Fault Simulation for Sequential Circuits p. 94
A Genetic Approach to Test Generation for Logic Circuits p. 101
Test Generation for Redundant Faults in Combinational Circuits by Using Delay Effects p. 107

Efficient Fault Ordering for Automatic Test Pattern Generation for Sequential Circuits p. 113
Sequential Test Generation in Massive Observability Environments p. 119
Testing of Analog Integrated Circuits Based on Power-Supply Current Monitoring and Discrimination Analysis p. 126
Random Test Input Generation for Supply Current Testing of TTL Combinational Circuits p. 132

A Built-in I[subscript DDQ] Test Circuit Utilizing Upper and Lower Limits p. 138
The Effect of Fault Detection by IDDq Measurement for CMOS VLSIs p. 144
Testability Considerations in Technology Mapping p. 151
 Easily Testable Realizations for Generalized Reed-Muller Expressions p. 157
C-Testable Multipliers Based on the Modified Booth Algorithm p. 163
A Unified Model for Inter-Gate and Intra-Gate CMOS Bridging Fault: The Configuration Ratio p. 170
Detectability of Spurious Signals with Limited Propagation in Combinational Circuits p. 176