Preface

Editorial Board

Pattern Sensitivity in MOS Memories p. 2
Diagnostic Testing of MOS Random Access Memories p. 6
Testing Semiconductor Memories p. 11
What Is Necessary for Testing "ROMs" and "PROMs"? p. 26
Microprocessor Function Test Generation on the Sentry 600 p. 32
A Tutorial Paper on Software Approaches to Testing of Microprocessor Systems p. 41
Can a User Test LSI Microprocessors Effectively? p. 47
Fault Coverage of Test Programs for a Microprocessor p. 50

ECL Device Testing p. 55
Faults Which Challenge the In-Circuit Tester: Some Examples and Some Solutions p. 59
Real-World Board Test Effectiveness: What Does It Mean When the Board Passes? p. 66
A New Approach to High-Speed CODEC Testing p. 72
Automated Measurement of 12 to 16-Bit Converters p. 78
Electron Beam Testing of Microprocessors p. 87
Automated Fault Diagnostic EB Tester and Its Application to a 40K-Gate VLSI Circuit p. 93

Towards Automatic Failure Analysis of Complex ICs through E-Beam Testing p. 100
Measurements of Quiescent Power Supply Current for CMOS ICs in Production Testing p. 118

Increased CMOS IC Stuck-At Fault Coverage with Reduced I[subscript DDQ] Test Sets p. 128

Testability Measures - What Do They Tell Us? p. 138
The Error Latency of Delay Faults in Combinational and Sequential Circuits p. 144
Model for Delay Faults Based upon Paths p. 152
Statistical Delay Fault Coverage and Defect Level for Delay Faults p. 160
Delay Testing Quality in Timing-Optimized Designs p. 168
The Dictionary Organization and Retrieval Algorithm (DORA) p. 177
Fault Diagnosis in an LSSD Environment p. 188
Fault Simulation: An Implementation into Hardware p. 191
Incomplete Scan Path with an Automatic Test Generation Methodology p. 196
Test Generation for Delay Faults Using Stuck-At-Fault Test Set p. 206
Hierarchical Test Generation: Can AI Help? p. 215
SOCRATES: A Highly Efficient Automatic Test Pattern Generation System p. 222
Delay Test: The Next Frontier for LSSD Test Systems p. 233
Recursive Learning: An Attractive Alternative to the Decision Tree for Test Generation in Digital Circuits p. 243
Functional Level, Concurrent Fault Simulation p. 253
Transition Fault Simulation by Parallel Pattern Single Fault Propagation p. 260
MOS Memory System Reliability p. 269
Soft Error Testing p. 279
Testing for Bipolar Integrated Circuit Failure Modes

Testing for MOS Integrated Circuit Failure Modes

Electrical Characteristics and Testing Considerations for Gate Oxide Shorts in CMOS ICs

CMOS Bridging Fault Detection

A Comparison of Defect Models for Fault Location with Iddq Measurements

In-Circuit Testing: Special Considerations for CMOS

The Effects of Backdriving Digital Integrated Circuits During In-Circuit Testing

Measuring Thermal Rises Due to Digital Device Overdriving

MOS Dynamic RAM - Design for Testability

Designing LSI Logic for Testability

Future Testing of Large LSI Circuit Cards

A Variation of LSSD and Its Implications on Design and Test Pattern Generation in VLSI

CrossCheck - A Practical Solution for ASIC Testability

High-Density CMOS Multichip-Module Testing and Diagnosis

Designing SMT Boards for In-Circuit Testability

Design for Testability of the IBM System/38

A VHSIC ETM-Bus-Compatible Test and Maintenance Interface

Random Patterns within a Structured Sequential Logic Design

Synthesis of Pseudo-Random Pattern Testable Designs

Analysis of Cellular Automata Used as Pseudorandom Pattern Generators

Hardware Test Pattern Generation for Built-In Testing

Testing a Microprocessor Product Using a Signature Analysis

Built-In Checking of the Correct Self-Test Signature

Comparison of Aliasing Errors for Primitive and Non-Primitive Polynomials

Built-In Logic Block Observation Techniques

Design for Self-Verification: An Approach for Dealing with Testability Problems in VLSI-Based Designs

Design for Autonomous Test

A Self-Test Method for Digital Circuits

Self-Testing of Multichip Logic Modules

The MC6804P2 Built-In Self-Test

Random Testing for Stuck-At Storage Cells in an Embedded Memory

Built In Self Test of the Macrolan Chip

A Built-In Self-Test for ADC and DAC in a Single-Chip Speech CODEC

A BIST Scheme for an SNR Test of a Sigma-Delta ADC

Automatic Calibration of Clock Timing in a Memory Tester

Continual Autocalibration for High Timing Accuracy

Fundamental Limits to Timing Accuracy

A Generic Procedure for Evaluating VLSI Test System Timing Accuracy

Trial Model of 100 MHz Test Station for High Speed LSI Test System
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A 100MHz Tester - Challenge to New Horizon of Testing High Speed LSI</td>
<td>618</td>
</tr>
<tr>
<td>100MHz Algorithmic Pattern Generator for Memory Testing</td>
<td>625</td>
</tr>
<tr>
<td>&quot;ULTIMATE&quot;: A 500-MHz VLSI Test System with High Timing Accuracy</td>
<td>637</td>
</tr>
<tr>
<td>Key Technologies for 500-MHz VLSI Test System &quot;ULTIMATE&quot;</td>
<td>645</td>
</tr>
<tr>
<td>High Performance Pin Electronics with GaAs, A Contradiction in Terms?</td>
<td>651</td>
</tr>
<tr>
<td>Membrane Probe Card Technology (The Future for High Performance Wafer Test)</td>
<td>659</td>
</tr>
<tr>
<td>The Development of a Tester-Per-Pin VLSI Test System Architecture</td>
<td>666</td>
</tr>
<tr>
<td>Low Cost Testing of High Density Logic Components</td>
<td>671</td>
</tr>
<tr>
<td>Testability Considerations in a VLSI Design Automation System</td>
<td>680</td>
</tr>
<tr>
<td>Electronic Chip-In-Place Test</td>
<td>683</td>
</tr>
<tr>
<td>Systematic and Structured Methods for Digital Board Testing</td>
<td>691</td>
</tr>
<tr>
<td>Interconnect Testing with Boundary Scan</td>
<td>697</td>
</tr>
<tr>
<td>A New Framework for Analyzing Test Generation and Diagnosis Algorithms for Wiring</td>
<td>703</td>
</tr>
<tr>
<td>Interconnect Testing of Boards with Partial Boundary Scan</td>
<td>711</td>
</tr>
<tr>
<td>Boundary-Scan: A Framework for Structured Design-For-Test</td>
<td>721</td>
</tr>
<tr>
<td>Implementing 1149.1 on CMOS Microprocessors</td>
<td>731</td>
</tr>
<tr>
<td>Technology-Independent Boundary Scan Synthesis (Technology and Physical Issues)</td>
<td>739</td>
</tr>
<tr>
<td>Structure and Metrology for an Analog Testability Bus</td>
<td>749</td>
</tr>
<tr>
<td>A Language for Describing Boundary-Scan Devices</td>
<td>763</td>
</tr>
<tr>
<td>Testing the Integrity of the Boundary Scan Test Infrastructure</td>
<td>776</td>
</tr>
<tr>
<td>Hierarchically Accessing 1149.1 Applications in a System Environment</td>
<td>783</td>
</tr>
<tr>
<td>Author Index</td>
<td>793</td>
</tr>
</tbody>
</table>

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.