Message from the General Chair
Message from the Program Chair
Organizers
Reviewers

Communication is More Than I/O p. 2
Architecture and Realization of the Modular Expandable Multiprocessor System MEMSY p. 7

The PAPRICA Massively Parallel Processor p. 16
Systolic-Type Implementation of Matrix Computation Based on the Faddeev Algorithm p. 31

Massively Parallel Computing Systems with Real Time Constraints - The "Algorithm Architecture Adequation" Methodology p. 44
Communication Techniques for a Self-Timed Massively Parallel Architecture p. 55
Design of the Matching Unit of a Massively Parallel Dataflow Computing System p. 62
Communication in Distributed Computing Environments p. 78
Process Migration Protocols for Massively Parallel Systems p. 84
Improved Bounds on Linear Size Expander p. 96
Controlling (Virtual) Multicomputers p. 102
Routing, Scheduling, Timing and Intractability p. 114
Problems on Routing Bounded Distance Assignments in Hypercubes p. 126
Embedding Tree Structures in MPCs: Application to the MasPar MP-2 p. 132
Mapping Iterative Algorithms onto Processor Arrays by the use of Petri Net Models p. 140

Divide-and-Conquer Minimal-Cut Bisectioning of Task Graphs p. 155
A Data Parallel Approach to Boolean Function Manipulation Using BDDS p. 163
The Issue of Error Sensitivity in Neural Networks p. 177
Tr-Machine Architecture p. 191
Pipelined Microprocessor-Based Architecture: On-The-Fly Processing p. 196
A High-Performance Embedded Massively Parallel Processing System p. 201
A Bidimensional Chinese Interconnection Network for SIMD Architectures p. 207
Performance Comparison of Interprocessor Communication Schemes for Hashing Techniques on the Connection Machine p. 211
Experiences in Using Parallel Systems for Land Information Management p. 223
Massive Parallelism on a Chip-VLSI Aspects Involving Dynamic Logic p. 230
Technology Against Vision Architectures p. 239
A Comparison of Parallel Machine Models from the Point of View of Scalability p. 258
Image Based Visualization on Massively Parallel Architectures: Design Considerations for General Purpose and Application Specific Arrays p. 268
On the Adequacy of Image Processing Algorithms and Massively Parallel Computers p. 282
A VLSI 128-Processor Chip for Multiresolution Image Processing p. 296
Polygonal Approximation of Image Contours on Parallel Machines p. 308
Dynamic Load Distribution in Massively Parallel Architectures: the Parallel Objects Example
Automatic Load Balancing in Parallel Direct Simulation Methods
Load Balancing Policy in a Massively Parallel Semantic Database
Performance Optimization on Low-Cost Cellular Array Processors
Simulation of a MSIMD System with Resequencing
List Scheduling: Alone, with Foresight, and with Lookahead
Performance Implications of Task Routing and Task Scheduling Strategies for Multiprocessor Systems
Massively Parallel-Processing System with 3D-Flow Processors
Solving the Mapping Problem with a Genetic Algorithm on the MasPar-1
A Dynamic Analysis System for Textured Images Using Multiprocessors
Toward a Tool for Automatic Implementation of Parallel Image Processing Development
Conditional and Iterative Structures Using a Homogeneous Static Dataflow Graph Model
High Precision Arithmetic Units for Fine-Grain Massively Parallel Computing
The LoGo Structuring Scheme for Distributed Shared Memory Systems
Dynamic Partitioning of Large Multicomputer Systems
Integrated Software Environment for Dataflow Computation
On the Parallel Execution of Combinatorial Heuristics
MPCS Prototyping Using Deterministic Simulation
Modelling of Computer Architectures
High Performance Modular Arithmetic Using an RNS Based Chipset
Experimental Evaluation of Affine Schedules for Matrix Multiplication on the MasPar Architecture
A Model for Performance Evaluation of Message Passing Architectures in Spatial Data Processing
SELF-TIMING - Tools for Hardware Support of Parallel, Concurrent and Event-Driven Process Control
RETRAN: A Recurrent Paradigm for Massively Parallel Array Computing
PvmLinda: Integration of Two Different Computation Paradigms
Application Specific Parallel Architectures
A Study of the Parallelization and Vectorization of Scientific Codes on the Alliant FX/2800
A Parallel Symbolic Language for Vision Analysis
A Continuation-Based Distributed Lisp System
Conservative and Optimistic Distributed Simulation in Massively Parallel Computers: A Comparative Study
An Approach to Massively Parallel Call and Service Processing in Telecommunications
A Performance Study of Dynamic Load Balancing Algorithms for Multicomputers
Symbolic Computing, Lisp Languages, and Parallel Computing
A Fast Algorithm for Data Exchange in Reconfigurable Tree Structures
Parallel Tabu Search Versus Parallel Evolution Strategy
Supports for Performance Evaluation in Heterogeneous Distributed Environments p. 570
A Routing Strategy for WK-Networks p. 576
General Purpose Massively Parallel Systems: The Role of Programming Environments p. 584
Optimal Triple Modular Redundancy Embeddings in the Hypercube p. 600
Comparing Architectures Using Throughput-Versus-Cost Modeling p. 611
Stochastic Modeling of Multiprocessor Reliability p. 620
Cache Coherence in a Multiport Memory Environment p. 632
Avoiding Memory Contention on Tightly Coupled Multiprocessors p. 643
Author Index p. 655

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.